| поискавой системы для электроныых деталей |
|
WM8753LEB/RV датащи(PDF) 45 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8753LEB/RV датащи(HTML) 45 Page - Wolfson Microelectronics plc |
|
45 / 87 page ![]() WM8753L Advanced Information w AI Rev 3.1 June 2004 45 OUT4 OUTPUT The OUT4 output can be used to output a buffered Vmid for driving a mono or stereo headset in capless mode, output the signal from the record mixer or drive out an inverted LOUT2 signal. The output mode is determined by OUT4SW[1:0]. This output is enabled by setting register bit OUT4 high. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R63 (3Fh) Additional Control 8:7 OUT4SW [1:0] 00 OUT4 Output select 00 = VREF 01 = Record Mixer 10 = LOUT2 signal (volume controlled by LOUT2VOL) 11 = unused Table 40 OUT4SW control of OUT4 ZERO CROSS TIMEOUT A zero-cross timeout function is also provided so that if zero cross is enabled on the input or output pgas the gain will automatically update after a timeout period if a zero cross has not occurred. This is enabled by setting TOEN. The timeout period is dependent on the clock input to the digital and is equal to 2 21 * input clock period. The timeout clock may be set to be derived from either the mclk or pcmclk using SLWCLK.. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R18 (12h) Additional Control 0 TOEN 0 Timeout clock enable 0 = timeout clock disabled 1 = timeout clock enabled R52 (34h) Clock Control 0 SLWCLK 0 Timeout and Headphone switch clock source 0 = mclk 1 = pcm clk Table 41 Timeout Clock Controls ENABLING THE OUTPUTS Each analogue output of the WM8753L can be separately enabled or disabled. The analogue mixer associated with each output is powered on or off along with the output pin. All outputs are disabled by default. To save power, unused outputs should remain disabled. Outputs can be enabled at any time, except when VREF is disabled (VR=0), as this may cause pop noise (see “Power Management” and “Applications Information” sections) REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 8 LOUT1 0 LOUT1 Enable 7 ROUT1 0 ROUT1 Enable 6 LOUT2 0 LOUT2 Enable 5 ROUT2 0 ROUT2 Enable 4 OUT3 0 OUT3 Enable 3 OUT4 0 OUT4 Enable 2 MONO1 0 MONO1 Enable R22 (16h) Power Management (3) 1 MONO2 0 MONO2 Enable Note: All “Enable” bits are 1 = ON, 0 = OFF Table 42 Analogue Output Control |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |