AD9163BBCZ datasheet(43/124 Pages) AD

43 / 124 page

AD9163

Data Sheet

Rev. 0 | Page 42 of 123

TRANSPORT LAYER

DELAY

BUFFER 1

DELAY

BUFFER 0

F2S_0

F2S_1

DAC A_I0[15:0]

DAC A_Q0[15:0]

PCLK_1

LANE 0 OCTETS

LANE 7 OCTETS

PCLK_0

SPI CONTROL

LANE 3 OCTETS

LANE 4 OCTETS

DAC B_I0[15:0]

DAC B_Q0[15:0]

TRANSPORT LAYER

(QBD)

SPI CONTROL

PCLK_0

PCLK_1

FIFO

Figure 106. Transport Layer Block Diagram

The transport layer receives the descrambled JESD204B frames

and converts them to DAC samples based on the programmed

JESD204B parameters shown in Table 22. The device parameters

are defined in Table 23.

Table 22. JESD204B Transport Layer Parameters

Parameter

Description

Number of octets per frame per lane: 1, 2, or 4

Number of frames per multiframe: K = 32

Number of lanes per converter device (per link), as

follows: 4 or 8

Number of converters per device (per link), as follows:

2 (2 is used for the AD9163)

Number of samples per converter, per frame: 1 or 2

Table 23. JESD204B Device Parameters

Parameter

Description

Number of control words per device clock per link.

Not supported, must be 0.

Number of control bits per conversion sample. Not

supported, must be 0.

High density user data format. Used when samples

must be split across lanes.

Set to 1 when F = 1, otherwise 0.

Converter resolution = 16.

ʹ (or NP)

Total number of bits per sample = 16.

Certain combinations of these parameters are supported by the

AD9163. See Table 26 for a list of supported interpolation rates

and the number of lanes that is supported for each rate. Table 26

lists the JESD204B parameters for each of the interpolation and

number of lanes configuration, and gives an example lane rate for a

5 GHz DAC clock. Table 25 lists JESD204B parameters that have

fixed values. A value of yes in Table 24 means the interpolation rate

is supported for the number of lanes. A blank cell means it is not

supported.

Table 24. Interpolation Rates and Number of Lanes

Interpolation

6×

Yes

8×

Yes

12×

Yes

16×

Yes

24×

Yes

Table 25. JESD204B Parameters with Fixed Values

Parameter

Value

AD9163BBCZ датащи(PDF) 43 Page - Analog Devices

AD9163BBCZ датащи(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL