| поискавой системы для электроныых деталей |
|
ICS952607 датащи(PDF) 10 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS952607 датащи(HTML) 10 Page - Integrated Circuit Systems |
|
10 / 21 page ![]() 10 Integrated Circuit Systems, Inc. ICS952607 Advance Information 0734—07/16/04 Table 4: Mode Selection Table Mode Standard Overclock Mode CPU Overclock Mode Graphic Overclock Mode IIC Control Byte 5 bit(6:5) = 00 Byte 5 bit(6:5) = 01 Byte 5 bit(6:5) = 10 CPU M/N Overclocking Byte 11 & 12 Byte 11 & 12 Byte 11 & 12 SRC M/N Overclocking Byte 11 & 12 Byte 5 & 6 (asynchronous) Byte 11 & 12 AGP/PCI M/N Overclocking Byte 11 & 12 Byte 5 & 6 (asynchronous) Byte 5 & 6 (asynchronous) Spreading All clocks have spread. Only CPU clocks have spread. Latch input shoud be set as FS(4:0) = 10xxx. CPU & SRC have spread. Remark All clocks oveclock together by Byte 11&12 M/N programming. CPU overclock by Byte 11&12 SRC/AGP/PCI overclock by Byte 5&6 asynchronously. CPU/SRC overclock by Byte 11&12 AGP/PCI overclock by Byte 5&6 asynchronously. Mode B (B6&B3 bit 7) AGP/PCI can be selected to be overclock from 66/33, 72/36 or 80/40. Simple async AGP/PCI overclocking w/o using M/N programming. SRC can be kept at 100 w/o spread yet AGP/PCI can be overclocked. Simple async AGP/PCI overclocking w/o using M/N programming. Table 5: Asynchronous 3V66/PCI Frequency Table Byte6 Bit7 Byte3 Bit7 3V66/PCI Frequency 0 0 66.66/33.33 0 1 80.00/40.00 1 0 72.73/36.36 I 2C Table: Vendor & Revision ID Register Control Function Bit 7 ASEL0 3V66/PCI Freq Select RW 0 Bit 6 N PLL2 Div6 RW X Bit 5 N PLL2 Div5 RW X Bit 4 N PLL2 Div4 RW X Bit 3 N PLL2 Div3 RW X Bit 2 N PLL2 Div2 RW X Bit 1 N PLL2 Div1 RW X Bit 0 N PLL2 Div0 RW X I 2C Table: Vendor & Revision ID Register Control Function Bit 7 RID3 R X Bit 6 RID2 R X Bit 5 RID1 R X Bit 4 RID0 R X Bit 3 VID3 R 0 Bit 2 VID2 R 0 Bit 1 VID1 R 0 Bit 0 VID0 R 1 -- -- -- -- -- 1 -- -- -- The decimal representation of N PLL2 Div (6:0) + 8 is equal to VCO divider value for PLL2. 01 Byte 6 Pin # Name - - - PWD - - N Divider Programming bits for Async mode 2&3 - - - See Table 4: Async AGP/PCI Freq Table - Type - VENDOR ID - - PWD - REVISION ID - - - Byte 7 Pin # Name 0 Type |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |