| поискавой системы для электроныых деталей |
|
IDT72V3653 датащи(PDF) 16 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
IDT72V3653 датащи(HTML) 16 Page - Integrated Device Technology |
|
16 / 30 page ![]() 16 COMMERCIALTEMPERATURERANGE IDT72V3653/72V3663/72V3673 3.3V CMOS SyncFIFOTM WITH BUS-MATCHING 2,048 x 36, 4,096 x 36, and 8,192 x 36 Figure 4. Partial Reset (IDT Standard and FWFT Modes) NOTES: 1. PRS must be HIGH during Reset. 2. If BE/FWFT is HIGH, then EF/OR will go LOW one CLKB cycle earlier than in this case where BE/FWFT is LOW. Figure 3. Reset and Loading X and Y with a Preset Value of Eight (IDT Standard and FWFT Modes) tRSF CLKA RS1, RS2 FF/IR AE AF MBF1, MBF2 CLKB EF/OR FS2, FS1,FS0 4662 drw 05 tRSTS tRSTH tFSH tFSS tWFF tREF(2) tRSF 0,1 tRSF BE BE/ FWFT FWFT tBES 1 2 tFWS tBEH tWFF RTM LOW CLKA PRS FF/IR AE AF MBF1, CLKB EF/OR 4662 drw 06 tRSTS tRSTH tWFF tWFF tREF tRSF tRSF tRSF MBF2 (2) RTM LOW NOTES: 1. RS1 must be HIGH during Partial Reset. 2. If BE/FWFT is HIGH, then EF/OR will go LOW one CLKB cycle earlier than in this case where BE/FWFT is LOW. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |