| поискавой системы для электроныых деталей |
|
SST25VF080B датащи(PDF) 15 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST25VF080B датащи(HTML) 15 Page - Microchip Technology |
|
15 / 32 page ![]() 2015 Microchip Technology Inc. DS20005045C-page 15 SST25VF080B 4.4.11 WRITE-ENABLE (WREN) The Write-Enable (WREN) instruction sets the Write- Enable-Latch bit in the Status Register to 1 allowing Write operations to occur. The WREN instruction must be executed prior to any Write (Program/Erase) opera- tion. The WREN instruction may also be used to allow execution of the Write-Status-Register (WRSR) instruc- tion; however, the Write-Enable-Latch bit in the Status Register will be cleared upon the rising edge CE# of the WRSR instruction. CE# must be driven high before the WREN instruction is executed. FIGURE 4-15: WRITE ENABLE (WREN) SEQUENCE 4.4.12 WRITE-DISABLE (WRDI) The Write-Disable (WRDI) instruction resets the Write- Enable-Latch bit and AAI bit to 0 disabling any new Write operations from occurring. The WRDI instruction will not terminate any programming operation in prog- ress. Any program operation in progress may continue up to TBP after executing the WRDI instruction. CE# must be driven high before the WRDI instruction is exe- cuted. FIGURE 4-16: WRITE DISABLE (WRDI) SEQUENCE 4.4.13 ENABLE-WRITE-STATUS- REGISTER (EWSR) The Enable-Write-Status-Register (EWSR) instruction arms the Write-Status-Register (WRSR) instruction and opens the status register for alteration. The Write- Status-Register instruction must be executed immedi- ately after the execution of the Enable-Write-Status- Register instruction. This two-step instruction sequence of the EWSR instruction followed by the WRSR instruction works like SDP (software data pro- tection) command structure which prevents any acci- dental alteration of the status register values. CE# must be driven low before the EWSR instruction is entered and must be driven high before the EWSR instruction is executed. CE# SO SI SCK 01 2 3 4 5 6 7 06 HIGH IMPEDANCE MODE 0 MODE 3 1296 WREN.0 MSB CE# SO SI SCK 01 2 3 4 5 6 7 04 HIGH IMPEDANCE MODE 0 MODE 3 1296 WRDI.0 MSB |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |