поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS61535A датащи(PDF) 32 Page - Cirrus Logic

номер детали CS61535A
подробное описание детали  T1/E1 LINE INTERFACE
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61535A датащи(HTML) 32 Page - Cirrus Logic

Back Button CS61535A Datasheet HTML 28Page - Cirrus Logic CS61535A Datasheet HTML 29Page - Cirrus Logic CS61535A Datasheet HTML 30Page - Cirrus Logic CS61535A Datasheet HTML 31Page - Cirrus Logic CS61535A Datasheet HTML 32Page - Cirrus Logic CS61535A Datasheet HTML 33Page - Cirrus Logic CS61535A Datasheet HTML 34Page - Cirrus Logic CS61535A Datasheet HTML 35Page - Cirrus Logic CS61535A Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 48 page
background image
ter the falling edge of TCLK. The CS61534 re-
quires 50 ns of hold time on TPOS and TNEG
after the falling edge of TCL, and 0 ns of setup
time.
6) LOS occurs after 31 consecutive zeros on the
CS61534. For the CS61535A LOS occurs after
175 zeros.
7) Since the CS61535A receivers are continu-
ously calibrated, there is no need to issue a reset
to initialize the receiver timing as with the
CS61534.
Using the CS61535A for SONET
The CS61535A can be applied to SONET VT1.5
and VT2.0 interface circuits as shown in Fig-
ure A5. The SONET data rate is 51.84 MHz, and
has 6480 bits per frame (125 us per frame). An
individual T1 frame (193 bits per frame) or PCM-
30 frame (256 bits per frame) has its data mapped
into the 6480 bit SONET frame. The mapping
does not result in a uniform spacing between
sucessive T1 (or E1) bits. Rather, for locked VT
applications, gaps as large as 24 T1 bit periods or
32 E1 bit periods can exist between successive
bits. With floating VTs, the gaps can be even
larger.
The circuit in Figure A5 eliminates the demulti-
plexing jitter in a two-step approach. The first
step uses a FIFO which is filled at a 51.84 MHz
rate (when T1 or E1 bits are present), and which
is emptied at a sub-multiple of the 51.84 rate. The
FIFO is emptied only when it contains data.
When the FIFO is empty the output clock is not
pulsed.
The sub-multiple rate chosen should be slightly
faster than the target rate (1.544 or 2.048 MHz),
but as close to the target rate as possible. For
TPOS
TCLK2
TNEG
RPOS
RNEG
RCLK2
TCLK1
TSER
RSER
RCLK1
FIFO
FIFO
51.84 MHz
Div By
Empty
Write
Clock
TSER
RSER
RCLK2
CS62180B
Driver
Receiver
CS61535A
6480 to
193 bit
(or 256 bit)
Mapping
Circuit
Jitter
Attenuator
Figure A5. SONET Application
CS61535A
32
DS40F2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com