P87LPC760 datasheet(19/56 Pages) PHILIPS

19 / 56 page

Philips Semiconductors

Preliminary data

P87LPC760

Low power, low price, low pin count (14 pin)

microcontroller with 1 kbyte OTP

2002 Mar 07

External Interrupt Inputs

The P87LPC760 has one individual interrupt input as well as the

Keyboard Interrupt function. The latter is described separately in this

section. The interrupt input are identical to those present on the

standard 80C51 microcontroller.

The external source can be programmed to be level-activated or

transition-activated by setting or clearing bit IT0 in Register TCON. If

IT0 = 0, external interrupt 0 is triggered by a detected low at the

INT0 pin. If IT0 = 1, external interrupt 0 is edge triggered. In this

mode if successive samples of the INT0 pin show a high in one

cycle and a low in the next cycle, interrupt request flag IE0 in TCON

is set, causing an interrupt request.

Since the external interrupt pin is sampled once each machine

cycle, an input high or low should hold for at least 6 CPU Clocks to

ensure proper sampling. If the external interrupt is

transition-activated, the external source has to hold the request pin

high for at least one machine cycle, and then hold it low for at least

one machine cycle. This is to ensure that the transition is detected

and that interrupt request flag IE0 is set. IE0 is automatically cleared

by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source must

hold the request active until the requested interrupt is actually

generated. If the external interrupt is still asserted when the interrupt

service routine is completed another interrupt will be generated. It is

not necessary to clear the interrupt flag IE0 when the interrupt is

level sensitive, it simply tracks the input pin level.

If the external interrupt is enabled when the P87LPC760 is put into

Power Down or Idle mode, the interrupt will cause the processor to

wake up and resume operation. Refer to the section on Power

Reduction Modes for details.

SU01534

WAKEUP

(IF IN POWER

DOWN)

(FROM IEN0

INTERRUPT

TO CPU

IE0

EX0

BOF

EBO

KBF

EKB

WDT

EWD

CM1

EC1

TF0

ET0

TF1

ET1

RI + TI

ATN

EI2

Figure 9. Interrupt Sources, Interrupt Enables, and Power Down Wakeup Sources

P87LPC760 датащи(PDF) 19 Page - NXP Semiconductors

P87LPC760 датащи(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL