IS25LP080D datasheet(84/108 Pages) ISSI

84 / 108 page

IS25LP080D

IS25WP080D/040D/020D

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

09/02/2016

FAST READ QUAD IO DTR MODE OPERATION IN QPI MODE (FRQDTR QPI, EDh)

The FRQDTR QPI instruction utilizes all four IO lines to input the instruction code so that only two clocks are

required, while the FRQDTR instruction requires that the byte-long instruction code is shifted into the device only

via IO0 line in eight clocks. As a result, 6 command cycles will be reduced by the FRQDTR QPI instruction. In

addition, subsequent address and data out are shifted in/out via all four IO lines like the FRQDTR instruction. In

fact, except for the command cycle, the FRQDTR QPI operation is exactly same as the FRQDTR.

The sequence of issuing FRQDTR QPI instruction is: CE# goes low  Sending FRQDTR QPI instruction (4-bit per

clock)  24-bit address interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  6 dummy clocks (configurable, default

is 6 clocks)  Data out interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  End FRQDTR QPI operation by driving

CE# high at any time during data out.

If AXh (

where X is don’t care) is input for the mode bits during dummy cycles, the device will enter AX read operation

mode which enables subsequent FRQDTR QPI execution skips command code. It saves cycles as described in

Figure 8.68. When the code is different from AXh, the device exits the AX read operation. After finishing the read

operation, device becomes ready to receive a new command.

If the FRQDTR QPI instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1),

the instruction will be rejected without any effect on the current cycle.

Figure 8.69 FRQDTR QPI Sequence (with command decode cycles)

Instruction

= EDh

CE #

SCK

3-byte Address

Mode 3

Mode 0

20 16 12

5 1

21 17 13

4 0

IO0

IO1

22 18 14

23 19 15

8 4

9 5

10 6

11 7

6 Dummy Cycles

IO2

IO3

6 2

7 3

5 1

4 0

6 2

7 3

Data

Out

Data

Out

5 1

4 0

6 2

7 3

Mode Bits

...

Notes:

1. If the mode bits=AXh (

where X is don’t care), it can execute the AX read mode (without command). When the mode

bits are different from AXh, the device exits the AX read operation.

2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.11 Read Dummy Cycles.

3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bit cycles are

same, then X should be Hi-Z.

IS25LP080D датащи(PDF) 84 Page - Integrated Silicon Solution, Inc

IS25LP080D датащи(HTML) 84 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL