LMH6732

SNOSA47B – FEBRUARY 2003 – REVISED MARCH 2013

www.ti.com

(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Units

(2)

(2)

(2)

Static, DC Performance

Input Offset Voltage

±1.6

±6.0

mV

±7.3

Input Offset Voltage Average Drift

4

μV/°C

Input Bias Current

0.04

±2.0

μA

±2.5

Input Bias Current Average Drift

−1

nA/°C

Input Bias Current

−0.1

±6

μA

±8

Input Bias Current Average Drift

−3

nA/°C

+PSRR

Positive Power Supply Rejection Ratio

DC

52

64

dB

51

−PSRR

Negative Power Supply Rejection

DC

51

59

dB

Ratio

49

CMRR

Common Mode Rejection Ratio

DC

49

55

dB

47

Supply Current

0.70

1.0

1.3

mA

0.66

1.4

Supply Current During Shutdown

<1

μA

Miscellaneous Performance

Input Resistance

Non-Inverting

46

M

Ω

Input Capacitance

Non-Inverting

1.7

pF

Output Resistance

Closed Loop

100

m

Ω

Output Voltage Range

±3.60

±3.78

±3.55

V

±2.90

±3.10

±2.85

CMIR

Common Mode Input Range

Common Mode

±2.2

V

Output Current

Closed Loop

±6

±9

mA

TON

Turn-on Time

95

Value

ns

TOFF

Turn-off Time

40

Value

Turn-on Glitch

15

mV

FDTH

Feed-Through

−61

dB

(4)

Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change

(5)

Negative input current implies current flowing out of the device.

8

Submit Documentation Feedback

Copyright © 2003–2013, Texas Instruments Incorporated

Product Folder Links: LMH6732