поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8998 датащи(PDF) 28 Page - Wolfson Microelectronics plc

номер детали WM8998
подробное описание детали  High Performance Audio Hub CODEC
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8998 датащи(HTML) 28 Page - Wolfson Microelectronics plc

Back Button WM8998 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8998 Datasheet HTML 32Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 307 page
background image
WM8998
Production Data
w
PD, October 2014, Rev 4.0
28
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK & FREQUENCY LOCKED LOOP (FLL)
MCLK
tMCLKL
tMCLKH
tMCLKY
VIH
VIL
Figure 1 Master Clock Timing
Test Conditions
The following timing information is valid across the full range of recommended operating conditions.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing (MCLK1, MCLK2)
MCLK frequency
MCLK as input to FLL,
FLLn_REFCLK_DIV=00
13.5
MHz
MCLK as input to FLL,
FLLn_REFCLK_DIV=01
27
MCLK as input to FLL,
FLLn_REFCLK_DIV=10 or 11
40
MCLK as direct SYSCLK or
ASYNCCLK source
25
MCLK duty cycle
MCLK as input to FLL
80:20
20:80
%
MCLK as direct SYSCLK or
ASYNCCLK source
60:40
40:60
MCLK2 frequency
Sleep Mode
32.768
kHz
Frequency Locked Loops (FLL1, FLL2)
FLL input frequency
FLLn_REFCLK_DIV=00
0.032
13.5
MHz
FLLn_REFCLK_DIV=01
0.064
27
FLLn_REFCLK_DIV=10
0.128
40
FLLn_REFCLK_DIV=11
0.256
40
FLL synchroniser input
frequency
FLLn_SYNCCLK_DIV=00
0.032
13.5
MHz
FLLn_SYNCCLK_DIV=01
0.064
27
FLLn_SYNCCLK_DIV=10
0.128
40
FLLn_SYNCCLK_DIV=11
0.256
40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com