| поискавой системы для электроныых деталей |
|
WM5102 датащи(PDF) 30 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM5102 датащи(HTML) 30 Page - Wolfson Microelectronics plc |
|
30 / 334 page ![]() WM5102 Production Data w PD, June 2014, Rev 4.2 30 SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK & FREQUENCY LOCKED LOOP (FLL) Figure 2 Master Clock Timing Test Conditions The following timing information is valid across the full range of recommended operating conditions. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Master Clock Timing (MCLK1, MCLK2) MCLK cycle time MCLK as input to FLL, FLLn_REFCLK_DIV=00 74 ns MCLK as input to FLL, FLLn_REFCLK_DIV=01 37 MCLK as input to FLL, FLLn_REFCLK_DIV=10 or 11 25 MCLK as direct SYSCLK or ASYNCCLK source 40 MCLK duty cycle MCLK as input to FLL 80:20 20:80 % MCLK as direct SYSCLK or ASYNCCLK source 60:40 40:60 MCLK2 frequency Sleep Mode 32.768 kHz Frequency Locked Loops (FLL1, FLL2) FLL input frequency FLLn_REFCLK_DIV=00 0.032 13.5 MHz FLLn_REFCLK_DIV=01 0.064 27 FLLn_REFCLK_DIV=10 0.128 40 FLLn_REFCLK_DIV=11 0.256 40 FLL synchroniser input frequency FLLn_SYNCCLK_DIV=00 0.032 13.5 MHz FLLn_SYNCCLK_DIV=01 0.064 27 FLLn_SYNCCLK_DIV=10 0.128 40 FLLn_SYNCCLK_DIV=11 0.256 40 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |