поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83901AV датащи(PDF) 33 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83901AV
подробное описание детали  Serial Network Interface Controller
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83901AV датащи(HTML) 33 Page - National Semiconductor (TI)

Back Button DP83901AV Datasheet HTML 29Page - National Semiconductor (TI) DP83901AV Datasheet HTML 30Page - National Semiconductor (TI) DP83901AV Datasheet HTML 31Page - National Semiconductor (TI) DP83901AV Datasheet HTML 32Page - National Semiconductor (TI) DP83901AV Datasheet HTML 33Page - National Semiconductor (TI) DP83901AV Datasheet HTML 34Page - National Semiconductor (TI) DP83901AV Datasheet HTML 35Page - National Semiconductor (TI) DP83901AV Datasheet HTML 36Page - National Semiconductor (TI) DP83901AV Datasheet HTML 37Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 62 page
background image
110 Initialization Procedures
The SNIC must be initialized prior to transmission or recep-
tion of packets from the network Power on reset is applied
to the SNIC’s reset pin This clearssets the following bits
Register
Reset Bits
Set Bits
Command Register (CR)
TXP STA
RD2 STP
Interrupt Status (ISR)
RST
Interrupt Mask (IMR)
All Bits
Data Control (DCR)
LAS
Transmit Config (TCR)
LB1 LB0
The SNIC remains in its reset state until a Start Command is
issued This guarantees that no packets are transmitted or
received and that the SNIC remains a bus slave until all
appropriate internal registers have been programmed After
initialization the STP bit of the command register is reset
and packets may be received and transmitted
Initialization Sequence
The following initialization procedure is mandatory
1 Program Command Register for Page 0 (Command
Register e 21H)
2 Initialize Data Configuration Register (DCR)
3 Clear Remote Byte Count Registers (RBCR0 RBCR1)
4 Initialize Receive Configuration Register (RCR)
5 Place the SNIC in LOOPBACK mode 1 or 2 (Transmit
Configuration Register e 02H or 04H)
6 Initialize
Receive
Buffer
Ring
Boundary
Pointer
(BNDRY)
Page Start (PSTART)
and Page Stop
(PSTOP)
7 Clear Interrupt Status Register (ISR) by writing 0FFH to
it
8 Initialize Interrupt Mask Register (IMR)
9 Program Command Register for page 1 (Command
Register e 61H)
I) Initialize Physical Address Registers (PAR0 – PAR5)
II) Initialize Multicast Address Registers (MAR0 – MAR5)
III) Initialize CURRent pointer
10 Put SNIC in START mode (Command Register e 22H)
11 Initialize the Transmit Configuration for the intended val-
ue The SNIC is now ready for transmission and recep-
tion
Before receiving packets the user must specify the location
of the Receive Buffer Ring This is programmed in the Page
Start and Page Stop Registers In addition the Boundary
and Current Page Register must be initialized to the value of
the Page Start Register These registers will be modified
during reception of packets
120 Loopback Diagnostics
Three forms of local loopback are provided on the SNIC
The user has the ability to loopback through the deserializer
on the controller through the ENDEC module or the Coax
Transceiver on the DP83901A SNIC Because of the half
duplex architecture of the SNIC loopback testing is a
special mode of operation with the following restric-
tions
Restrictions During Loopback
The FIFO is split into two halves one used for transmission
the other for reception Only 8-bit fields can be fetched from
memory so two tests are required for 16-bit systems to veri-
fy integrity of the entire data path During loopback the maxi-
mum latency from the assertion of BREQ to BACK is 20 ms
Systems that wish to use the loopback test yet do not meet
this latency can limit the loopback to 7 bytes without experi-
encing underflow Only the last 8 bytes of the loopback
packet are retained in the FIFO The last 8 bytes can be
read through the FIFO register which will advance through
the FIFO to allow reading the receive packet sequentially
Destination Address e (6 Bytes) Station Physical Address
Source Address
l
Length
2 Bytes
Data
e
46 to 1500 Bytes
CRC
Appended by SNIC
if CRC e ‘‘0’’ in TCR
When in word-wide mode with Byte Order Select set the
loopback packet must be assembled in the even byte loca-
tion as shown below (The loopback only operated with byte
wide transfers)
TLF10469 – 50
When in word-wide mode with Byte Order Select low the
following format must be used for the loopback packet
TLF10469 – 51
Note
When using loopback in word mode 2n bytes must be programmed in
TBCR0 1 Where n e actual number of bytes assembled in even or
odd location
33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com