LP3910 datasheet(70/72 Pages) TI1

70 / 72 page

LP3910

SNVS481M – NOVEMBER 2006 – REVISED DECEMBER 2015

www.ti.com

11.3 Thermal Performance of the WQFN Package

The LP3910 is a monolithic device with integrated power FETs. For that reason, it is important to pay special

attention to the thermal impedance of the WQFN package and to the PCB layout rules in order to maximize

power dissipation of the WQFN package.

The WQFN package is designed for enhanced thermal performance and features an exposed die attach pad at

the bottom center of the package that creates a direct path to the PCB for maximum power dissipation.

Compared to the traditional leaded packages where the die attach pad is embedded inside the molding

compound, the WQFN reduces one layer in the thermal path.

The thermal advantage of the WQFN package is fully realized only when the exposed die-attach pad is soldered

down to a thermal land on the PCB board with thermal vias planted underneath the thermal land. Based on

thermal analysis of the WQFN package, the junction-to-ambient thermal resistance (RθJA) can be improved by a

factor of two when the die attach pad of the WQFN package is soldered directly onto the PCB with thermal land

and thermal vias, as opposed to an alternative with no direct soldering to a thermal land. Typical pitch and outer

diameter for thermal vias are 1.27 mm and 0.33 mm, respectively. Typical copper via barrel plating is 1 oz.,

although thicker copper may be used to further improve thermal performance. The LP3910 die attach pad is

connected to the substrate of the device and therefore, the thermal land and vias on the PCB board need to be

connected to ground (GND pin).

For more information on board layout techniques, refer to AN-1187 Leadless Leadframe Package (LLP)

(SNOA401). This application note also discusses package handling, solder stencil, and the assembly process.

Submit Documentation Feedback

Product Folder Links: LP3910

LP3910 датащи(PDF) 70 Page - Texas Instruments