поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UT8SF2M40MSFC датащи(PDF) 12 Page - Aeroflex Circuit Technology

номер детали UT8SF2M40MSFC
подробное описание детали  UT8SF2M40 80Megabit Flow-thru SSRAM
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AEROFLEX [Aeroflex Circuit Technology]
домашняя страница  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

UT8SF2M40MSFC датащи(HTML) 12 Page - Aeroflex Circuit Technology

Back Button UT8SF2M40MSFC Datasheet HTML 8Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 9Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 10Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 11Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 12Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 13Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 14Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 15Page - Aeroflex Circuit Technology UT8SF2M40MSFC Datasheet HTML 16Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 23 page
background image
12
36-00-01-00
5
Ver. 1.0.0
Aeroflex Microelectronics Solutions - HiRel
AC CHARACTERISTICS (Pre and Post-Radiation)*
(VDD= 2.3V to VDDQ, VDDQ = 2.3 to 3.6V; Unless otherwise noted, Tc is per the temperature range ordered.)1
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tPowerup2
VDD to first valid command (READ or WRITE)
100
ms
Clock
tCYC6
Clock (CLK) cycle time
12.5
25.0
ns
tCH
CLK HIGH time
0.4 * tCYC
0.6 * tCYC
ns
tCL
CLK LOW time
0.4 * tCYC
0.6 * tCYC
ns
tr, tf2
Input clock rise/fall time (10-90%)
2.25
V/ns
tclkPJ3,5
Input clock period jitter
-100
100
ps
tclkCCJ3,5
Input clock cycle to cycle jitter
150
ps
Setup Times
tAS
Address setup time prior to CLK
2.5
ns
tDS
Data setup time prior to CLK
1.5
ns
tCENS
Clock enable setup (CEN) time prior to CLK
3
ns
tWES
Write enable (WE) setup time prior to CLK
3
ns
tBWES
Byte Write enable (BWE[4:0]) setup time prior to CLK
3
ns
tADVLDS
Advance load (ADV_LD) setup time prior to CLK
2.5
ns
tCSS
Chip select (CSx) setup time prior to CLK
3
ns
Hold Times
tAH
Address hold time after CLK
1.2
ns
tDH
Data hold time after CLK
1.4
ns
tCENH
CEN hold time after CLK
1.2
ns
tWEH
WE hold time after CLK
1.5
ns
tBWEH
Byte Write enable (BWE[4:0]) hold time after CLK
1.5
ns
tADVLDH
ADV_LD hold time after CLK
0.9
ns
tCSH
CSx hold time after CLK
1.8
ns
Output Times
tCQV4
Data valid after rising CLK
12
ns
tOEQV4
Output enable (OE) active to data valid
4.0
ns
tCQOH
Data output hold time after rising CLK
2.0
ns
tCQZ5
Rising CLK to output three-state time
5.0
ns
tCQX5
Rising CLK to output enable time
1.3
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com