ADC0804LCWM datasheet(19/56 Pages) TI1

19 / 56 page

ADC0801, ADC0802, ADC0803, ADC0804, ADC0805

www.ti.com

SNOSBI1C – NOVEMBER 2009 – REVISED JUNE 2015

Note: The stack pointer must be dimensioned because a RST 7 instruction pushes the PC onto the stack.

Note: All address used were arbitrarily chosen.

Figure 27. Sample Program for Figure 26 ADC0801–INS8080A CPU Interface

The standard control bus signals of the 8080 CS, RD and WR) can be directly wired to the digital control inputs

of the ADC and the bus timing requirements are met to allow both starting the converter and outputting the data

onto the data bus. A bus driver should be used for larger microprocessor systems where the data bus leaves the

PCB and/or must drive capacitive loads larger than 100 pF.

9.1.2.2 Sample 8080A CPU Interfacing Circuitry and Program

The following sample program and associated hardware shown in Figure 26 may be used to input data from the

converter to the INS8080A CPU chip set (comprised of the INS8080A microprocessor, the INS8228 system

controller and the INS8224 clock generator). For simplicity, the ADC is controlled as an I/O device, specifically an

8-bit bi-directional port located at an arbitrarily chosen port address, E0. The Tri-state output capability of the

ADC eliminates the need for a peripheral interface device, however address decoding is still required to generate

the appropriate CS for the converter.

It is important to note in systems where the ADC converter is 1-of-8 or less I/O mapped devices, no address

decoding circuitry is necessary. Each of the 8 address bits (A0 to A7) can be directly used as CS inputs — one

for each I/O device.

9.1.2.3 INS8048 Interface

The INS8048 interface technique with the ADC0801 series (see Figure 28) is simpler than the 8080A CPU

interface. There are 24 I/O lines and three test input lines in the 8048. With these extra I/O lines available, one of

the I/O lines (bit 0 of port 1) is used as the chip select signal to the ADC, thus eliminating the use of an external

address decoder. Bus control signals RD, WR and INT of the 8048 are tied directly to the ADC. The 16

converted data words are stored at on-chip RAM locations from 20 to 2F (Hex). The RD and WR signals are

generated by reading from and writing into a dummy address, respectively. A sample interface program is shown

below.

Submit Documentation Feedback

Product Folder Links: ADC0801 ADC0802 ADC0803 ADC0804 ADC0805

ADC0804LCWM датащи(PDF) 19 Page - Texas Instruments