поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ATMEGA16 датащи(PDF) 166 Page - ATMEL Corporation

номер детали ATMEGA16
подробное описание детали  8-bit AVR Microcontroller with 16K Bytes In-System Programmable Flash
PDF  315 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATMEGA16 датащи(HTML) 166 Page - ATMEL Corporation

Back Button ATMEGA16 Datasheet HTML 162Page - ATMEL Corporation ATMEGA16 Datasheet HTML 163Page - ATMEL Corporation ATMEGA16 Datasheet HTML 164Page - ATMEL Corporation ATMEGA16 Datasheet HTML 165Page - ATMEL Corporation ATMEGA16 Datasheet HTML 166Page - ATMEL Corporation ATMEGA16 Datasheet HTML 167Page - ATMEL Corporation ATMEGA16 Datasheet HTML 168Page - ATMEL Corporation ATMEGA16 Datasheet HTML 169Page - ATMEL Corporation ATMEGA16 Datasheet HTML 170Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 315 page
background image
166
ATmega16(L)
2466E–AVR–10/02
Two-wire Serial
Interface
Features
Simple Yet Powerful and Flexible Communication Interface, Only Two Bus Lines Needed
Both Master and Slave Operation Supported
Device Can Operate as Transmitter or Receiver
7-bit Address Space allows up to 128 Different Slave Addresses
Multi-master Arbitration Support
Up to 400 kHz Data Transfer Speed
Slew-rate Limited Output Drivers
Noise Suppression Circuitry Rejects Spikes on Bus Lines
Fully Programmable Slave Address with General Call Support
Address Recognition causes Wake-up when AVR is in Sleep Mode
Two-wire Serial Interface
Bus Definition
The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applica-
tions. The TWI protocol allows the systems designer to interconnect up to 128 different
devices using only two bi-directional bus lines, one for clock (SCL) and one for data
(SDA). The only external hardware needed to implement the bus is a single pull-up
resistor for each of the TWI bus lines. All devices connected to the bus have individual
addresses, and mechanisms for resolving bus contention are inherent in the TWI
protocol.
Figure 76. TWI Bus Interconnection
TWI Terminology
The following definitions are frequently encountered in this section.
Device 1
Device 2
Device 3
Device n
SDA
SCL
........
R1
R2
V
CC
Table 72. TWI Terminology
Term
Description
Master
The device that initiates and terminates a transmission. The master also
generates the SCL clock.
Slave
The device addressed by a master.
Transmitter
The device placing data on the bus.
Receiver
The device reading data from the bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com