ATmega16 datasheet(104/315 Pages) ATMEL

104 / 315 page

104

ATmega16(L)

2466E–AVR–10/02

16-bit Timer/Counter

Timer/Counter1 Control

• Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A

• Bit 5:4 – COM1B1:0: Compare Output Mode for Channel B

The COM1A1:0 and COM1B1:0 control the Output Compare pins (OC1A and OC1B

respectively) behavior. If one or both of the COM1A1:0 bits are written to one, the OC1A

output overrides the normal port functionality of the I/O pin it is connected to. If one or

both of the COM1B1:0 bit are written to one, the OC1B output overrides the normal port

functionality of the I/O pin it is connected to. However, note that the Data Direction Reg-

ister (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable

the output driver.

When the OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is

dependent of the WGM13:0 bits setting. Table 44 shows the COM1x1:0 bit functionality

when the WGM13:0 bits are set to a normal or a CTC mode (non-PWM).

Table 45 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the

fast PWM mode.

Bit

7654

COM1A1

COM1A0

COM1B1

COM1B0

FOC1A

FOC1B

WGM11

WGM10

TCCR1A

Read/Write

R/W

Initial Value

0000

Table 44. Compare Output Mode, non-PWM

COM1A1/COM1B1

COM1A0/COM1B0

Description

Normal port operation, OC1A/OC1B

disconnected.

Toggle OC1A/OC1B on compare match

Clear OC1A/OC1B on compare match (Set

output to low level)

Set OC1A/OC1B on compare match (Set

output to high level)

ATMEGA16 датащи(PDF) 104 Page - ATMEL Corporation

ATMEGA16 датащи(HTML) 104 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL