поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AX88140AP датащи(PDF) 23 Page - ASIX Electronics Corporation

номер детали AX88140AP
подробное описание детали  Fast Ethernet MAC Controller
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ASIX [ASIX Electronics Corporation]
домашняя страница  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88140AP датащи(HTML) 23 Page - ASIX Electronics Corporation

Back Button AX88140AP Datasheet HTML 19Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 20Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 21Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 22Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 23Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 24Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 25Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 26Page - ASIX Electronics Corporation AX88140AP Datasheet HTML 27Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 46 page
background image
AX88140A
PRELIMINARY
ASIX ELECTRONICS CORPORATION
23
4.2.6 Status Register (REG5)
1.
The status register contains all the status bits that the AX88140A reports to the host.
2.
Most of the fields in this register cause the host to be interrupted.
3.
REG5 bits are not cleared when read.
4.
Writing 1 to these bits clears them; writing 0 has no effect. Each field can be masked.
Field
R/W/C
Description
31:26
-
Reserved
25
24
23
Description
0
0
0
Parity error
0
0
1
Master abort
0
1
0
Target abort
0
1
1
Reserved
25:23
R
EB - Error Bits
(Not generate interrupt)
Indicates the type of error that
caused system error.
Valid only when fatal bus error
REG5<13> is set.
1
x
x
Reserved
22:20
-
Reserved.--Written as “0” for future compatibility concern.
19:17
-
Reserved.--Written as “0” for future compatibility concern.
NIS - Normal Interrupt Summary
Only the unmasked bits affect normal interrupt summary REG5<16> bit Normal interrupt
summary bit. Its value is the logical OR of :
CSR5<0>
transmit interrupt
CSR5<2>
transmit buffer unavailable
CSR5<6>
receive interrupt
CSR5<10>
Early transmit interrupt
16
R
CSR5<11>
General-purpose timer expired
AIS - Abnormal Interrupt Summary
Only unmasked bits affect only the abnormal interrupt summary REG5<15> bit.
Abnormal interrupt summary bits. Its value is the logical OR of :
CSR5<1>
transmit process stopped
CSR5<3>
transmit jabber time out
CSR5<5>
transmit under-flow
CSR5<7>
receive buffer unavailable
CSR5<8>
receive process stopped
CSR5<9>
receive watchdog time out
15
R
CSR5<13>
fatal bus error
13
R
FBE - Fatal Bus Error
Indicates that a system error occurred. If a system error occurs, all bus accesses are disabled
11
R/W/C
GTE - General Purpose Timer Expired
Indicates that the general-purpose timer (REG11) counter has expired. This timer is mainly used
by the software driver.
10
R/W/C
ETI - Early Transmit Interrupt
Indicates that the packet to be transmitted was fully transferred into the chip‘s internal transmit
FIFOs. Transmit interrupt (REG5<0>) automatically clears this bit.
9
R/W/C
RWT - Receive watchdog Time out
Indicates that the receive watchdog timer expired and another node is still active on the network.
In case of overflow, the long packets may not be received.
8
R/W/C
RPS - Receive Process Stopped
Asserts when the receive process enters stopped state.
7
R/W/C
RU - Receive Buffer Unavailable
Indicates the next descriptor in the receive list is owned by the host and cannot be acquired by
the AX88140A.The reception process is suspended.
6
R/W/C
RI - Receive Interrupt
Indicates the completion of a frame reception. Specific frame status information has been posted
in the descriptor. The reception process remains in the running state.
5
R/W/C
UNF - Transmit Under-flow
Indicates that the transmit FIFO had an under-flow condition during the packet transmission.
The transmit process is placed in the suspended state and under-flow error TDES0<1> is set.
4
-
Reserved.--Written as “0” for future compatibility concern.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com