Z86L71 datasheet(24/61 Pages) ZILOG

24 / 61 page

Z86L70/71/75/C71

IR/Low-Voltage Microcontroller

Zilog

1-24

P R E L I M I N A R Y

DS97LVO0500

CTR0 (D)00: Counter/Timer8 Control Register.

CTR0: Counter/Timer8 Control Register Description

T8 Enable. This field enables T8 when set (written) to 1.

Single/Modulo-N. When set to 0 (modulo-n), the counter

reloads the initial value when the terminal count is

reached. When set to 1 (single pass), the counter stops

when the terminal count is reached.

Time-Out. This bit is set when T8 times out (terminal count

reached). To reset this bit, a 1 should be written to this lo-

cation. This is the only way to reset this status condition,

therefore, care should be taken to reset this bit prior to us-

ing/enabling the counter/timers.

Note: Care must be taken when utilizing the OR or AND

commands to manipulate CTR0, bit 5 and CTR1, bits 0

and 1 (Demodulation Mode). These instructions use a

Read-Modify-Write sequence in which the current status

from the CTR0 and CTR1 registers will be ORed or ANDed

with the designated value and then written back into the

registers. Example: When the status of bit 5 is 1, a reset

condition will occur.

T8 Clock. Defines the frequency of the input signal to T8.

Capture_INT_Mask. Set this bit to allow interrupt when

data is captured into either LO8 or HI8 upon a positive or

negative edge detection in demodulation mode.

Counter_INT_Mask. Set this bit to allow interrupt when T8

has a time out.

P34_Out. This bit defines whether P34 is used as a normal

output pin or the T8 output.

Field

Bit Position

Value

Description

T8_Enable

7-------

Counter Disabled

Counter Enabled

Stop Counter

Enable Counter

Single/Modulo-N

-6------

R/W

Modulo-N

Single Pass

Time_Out

--5-----

No Counter Time-Out

Counter Time-Out Occurred

No Effect

Reset Flag to 0

T8_Clock

---43---

R/W

0 0

0 1

1 0

1 1

SCLK

SCLK/2

SCLK/4

SCLK/8

Capture_INT_Mask

-----2--

R/W

Disabled Data Capture Int.

Enable Data Capture Int.

Counter_INT_Mask

------1-

R/W

Disable Data Capture Int.

Enable Time-Out Int.

P34_Out

-------0

R/W

P34 as Port Output

T8 Output on P34

Z86L71 датащи(PDF) 24 Page - Zilog, Inc.

Z86L71 датащи(HTML) 24 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

датащи скачать

ссылки URL