| поискавой системы для электроныых деталей |
|
LTC1400CS8 датащи(PDF) 13 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1400CS8 датащи(HTML) 13 Page - Linear Technology |
|
13 / 20 page ![]() 13 LTC1400 APPLICATIONS INFORMATION 350ns. In the Sleep mode, power consumption is reduced to a minimum by cutting off the supply to all internal circuitry including the reference. Figure 12 shows the ways to power down the LTC1400. The chip can enter the Nap mode by keeping the CLK signal low and pulsing the CONV signal twice. For Sleep mode operation, CONV signal should be activated four times while CLK is kept low. The LTC1400 can be returned to active mode easily. The rising edge of CLK will wake-up the LTC1400. During the transition from Sleep mode to active mode, the VREF voltage ramp-up time is a function of the loading condi- tions. With a 10 µF bypass capacitor, the wake-up time from Sleep mode is typically 4ms. A REFRDY signal will be activated once the reference has settled and is ready for an A/D conversion. This REFRDY bit is output to the DOUT pin before the rest of the A/D converted code. DIGITAL INTERFACE The digital interface requires only three digital lines. CLK and CONV are both inputs, and the DOUT output provides the conversion result in serial form. Figure 13 shows the digital timing diagram of the LTC1400 during the A/D conversion. The CONV rising edge starts the conversion. Once initiated, it can not be restarted until the conversion is completed. If the time from CONV signal to CLK rising edge is less than t2, the digital output will be delayed by one clock cycle. The digital output data is updated on the rising edge of the CLK line. DOUT data should be captured by the receiving system on the rising CLK edge. Data remains valid for a minimum time of t10 after the rising CLK edge to allow capture to occur. CLK CONV INTERNAL S/H STATUS DOUT t7 t3 12 3 4 5 6 7 8 9 10 11 12 13 14 15 1 2 t2 t6 t4 t5 t8 tACQ SAMPLE SAMPLE HOLD HOLD Hi-Z Hi-Z tCONV tSAMPLE LTC1400 • F13 REFRDY D11 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D10 REFRDY Figure 13. ADC Digital Timing Diagram Figure 14. CLK to DOUT Delay t10 t8 VIH VOH VOL DOUT CLK t9 VIH 90% 10% DOUT CLK LTC1400 • F14 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |