LTC1282ACSW datasheet(20/24 Pages) LINER

20 / 24 page

LTC1282

APPLICATI

I FOR ATIO

This is a two byte read instruction which loads the ADC

data (address B000) into the HL register pair. During the

first read operation, BUSY forces the microprocessor to

WAIT for the LTC1282 conversion. No WAIT states are

inserted during the second read operation when the mi-

croprocessor is reading the high data byte.

TMS32010 Microcomputer

Figure 23 shows an LTC1282/TMS32010 interface. The

LTC1282 is operating in the ROM Mode. The interface is

designed for a maximum TMS32010 clock frequency of

18MHz but will typically work over the full TMS32010

clock frequency range.

The LTC1282 is mapped at a port address. The following

I/O instruction starts a conversion and reads the previous

conversion result into data memory.

IN A,PA

(PA = PORT ADDRESS)

When conversion is complete, a second I/O instruction

reads the up-to-date data into memory and starts another

conversion. A delay at least as long as the ADC conversion

time must be allowed between I/O instructions.

DATA BUS

LTC1282 • F21

ADDRESS BUS

D11

R/W

DTACK

A23

MC68000

ADDRESS

DECODE

D0/8

D11

BUSY

HBEN

LTC1282

ADDITIONAL PINS OMITTED FOR CLARITY

Figure 21. MC68000 Interface

8085A/Z80 Microprocessor

Figure 22 shows an LTC1282 interface for the Z80 and

8085A. The LTC1282 is operating in the Slow Memory

Mode and a two byte read is required. Not shown in the

figure is the 8-bit latch required to demultiplex the 8085A

common address/data bus. A0 is used to assert HBEN so

that an even address (HBEN = LOW) to the LTC1282 will

start a conversion and read the low data byte. An odd

address (HBEN = HIGH) will read the high data byte. This

is accomplished with the single 16-bit LOAD instruction

below.

For the 8085A

LHLD (B000)

For the Z80

LDHL, (B000)

Figure 22. 8085A and Z80 Interface

DATA BUS

LTC1282 • F23

PORT ADDRESS BUS

D11

DEN

PA0

PA2

TMS32010

ADDRESS

DECODE

D0/8

D11

HBEN

LTC1282

LINEAR CIRCUITRY OMITTED FOR CLARITY

Figure 23. TMS32010 Interface

DATA BUS

LTC1282 • F22

ADDRESS BUS

WAIT

MREQ

A15

Z80

8085A

ADDRESS

DECODE

D0/8

BUSY

HBEN

LINEAR CIRCUITRY OMITTED FOR CLARITY

LTC1282

LTC1282ACSW датащи(PDF) 20 Page - Linear Technology

LTC1282ACSW датащи(HTML) 20 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL