поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0312 датащи(PDF) 262 Page - STMicroelectronics

номер детали RM0312
подробное описание детали  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 датащи(HTML) 262 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 258Page - STMicroelectronics RM0312 Datasheet HTML 259Page - STMicroelectronics RM0312 Datasheet HTML 260Page - STMicroelectronics RM0312 Datasheet HTML 261Page - STMicroelectronics RM0312 Datasheet HTML 262Page - STMicroelectronics RM0312 Datasheet HTML 263Page - STMicroelectronics RM0312 Datasheet HTML 264Page - STMicroelectronics RM0312 Datasheet HTML 265Page - STMicroelectronics RM0312 Datasheet HTML 266Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 262 / 275 page
background image
ProxSense™ (PXS)
RM0312
262/275
DocID022352 Rev 3
22.9.5
ProxSense Clock Control Register 1 (PXS_CKCR1)
Address offset: 0x06
Reset value: 0x30
Bit 3 SYNCPF: Synchronization (SYNC) pending flag
0: The ProxSense peripheral does not wait for an active edge on the PXS_TRIG input
1: The ProxSense peripheral waits for an active edge on the PXS_TRIG input
This status bit is set by hardware when the START bit is set and when the SYNC feature is enabled
(SYNCEN = 1 and PXSEN = 1). It is cleared by hardware when the selected edge (as specified by
SYNCEDGE) occurs, at which time a conversion is launched.
Bit 2 SYNC_OVRF: Synchronization (SYNC) overflow flag
0: No SYNC overflow occurs
1: A SYNC overflow occurs
There is a “SYNC overflow” if the selected edge occurs on PXS_TRIG pin while SYNCEN = 1,
SYNCPF = 0, and PXSEN = 1. Such edges are ignored and the status bit SYNC_OVRF is set. There
is not necessarily a problem when SYNC_OVRF = 1 as this just indicates that no conversion was
launched on an PXS_TRIG active edge.
Bits 1:0 Reserved
76543210
Reserved
PRESC[2:0]
Reserved
ANADEAD
INCPHASE
rw
rw
rw
Bit 7 Reserved
Bits 6:4 PRESC[2:0]: Frequency selection for ProxSense clock
000: 125 kHz
001: 250 kHz
010: 500 kHz
011: 1 MHz (default after reset)
100: 2 MHz
101: 4 MHz
110: 8 MHz
111: 16 MHz
Note: These bits can be modified only when PXSEN = 0.
Bits 3:2 Reserved
Bit 1 ANADEAD: Ensures the deadtime (non-overlap interval) between the UP and PASS phases using a
short analog delay rather than a half-cycle deadtime.
0: The deadtime between the UP and PASS phases is one half of a ProxSense clock cycle.
1: The deadtime between the UP and PASS phases is about 10 ns, and the length of the UP phase
is increased by one cycle.
Note: This bit can be modified only when CIPF = 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com