поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0312 датащи(PDF) 248 Page - STMicroelectronics

номер детали RM0312
подробное описание детали  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 датащи(HTML) 248 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 244Page - STMicroelectronics RM0312 Datasheet HTML 245Page - STMicroelectronics RM0312 Datasheet HTML 246Page - STMicroelectronics RM0312 Datasheet HTML 247Page - STMicroelectronics RM0312 Datasheet HTML 248Page - STMicroelectronics RM0312 Datasheet HTML 249Page - STMicroelectronics RM0312 Datasheet HTML 250Page - STMicroelectronics RM0312 Datasheet HTML 251Page - STMicroelectronics RM0312 Datasheet HTML 252Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 248 / 275 page
background image
Universal synchronous/asynchronous receiver transmitter (USART)
RM0312
248/275
DocID022352 Rev 3
21.6.7
Control register 3 (USART_CR3)
Address offset: 0x06
Reset value: 0x00
7
654
3210
Reserved
STOP[1:0]
CLKEN
CPOL
CPHA
LBCL
rw
rw
rw
rw
rw
Bit 7:6 Reserved
Bits 5:4 STOP: STOP bits
These bits are used for programming the STOP bits.
00: 1 STOP bit
01: Reserved
10: 2 STOP bits
11: Reserved
Bit 3 CLKEN: Clock enable
This bit allows the user to enable the USART_CK pin.
0: USART_CK pin disabled
1: USART_CK pin enabled
Bit 2 CPOL: Clock polarity(1)
This bit allows the user to select the polarity of the clock output on the USART_CK pin. It works in
conjunction with the CPHA bit to produce the desired clock/data relationship
0: USART_CK to 0 when idle
1: USART_CK to 1 when idle.
Bit 1 CPHA: Clock phase (1)
This bit allows the user to select the phase of the clock output on the USART_CK pin. It works in
conjunction with the CPOL bit to produce the desired clock/data relationship
0: The first clock transition is the first data capture edge
1: The second clock transition is the first data capture edge
Bit 0 LBCL: Last bit clock pulse(1)(2)
This bit allows the user to select whether the clock pulse associated with the last data bit transmitted
(MSB) has to be output on the USART_CK pin.
0: The clock pulse of the last data bit is not output to the USART_CK pin.
1: The clock pulse of the last data bit is output to the USART_CK pin.
1. These 3 bits (CPOL, CPHA, LBCL) should not be written while the transmitter is enabled.
2. The last bit is the 8th or 9th data bit transmitted depending on the 8 or 9 bit format selected by the M bit in the USART_CR1
register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com