PM0214 datasheet(225/245 Pages) STMICROELECTRONICS

225 / 245 page

DocID022708 Rev 4

225/245

PM0214

Core peripherals

244

4.4.14

Hard fault status register (HFSR)

Address offset: 0x2C

Reset value: 0x0000 0000

Required privilege: Privileged

The HFSR gives information about events that activate the hard fault handler. This register

is read, write to clear. This means that bits in the register read normally, but writing 1 to any

bit clears that bit to 0.

3029

DEBU

G_VT

FORC

Reserved

rc_w1

Reserved

VECT

TBL

Res.

rc_w1

Bit 31

DEBUG_VT: Reserved for Debug use. When writing to the register you must write 0 to this bit,

otherwise behavior is unpredictable.

Bit 30

FORCED: Forced hard fault. Indicates a forced hard fault, generated by escalation of a fault

with configurable priority that cannot be handles, either because of priority or because it is

disabled.

When this bit is set to 1, the hard fault handler must read the other fault status registers to find

the cause of the fault.

0: No forced hard fault

1: Forced hard fault.

Bits 29:2

Reserved, must be kept cleared

Bit 1

VECTTBL: Vector table hard fault. Indicates a bus fault on a vector table read during

exception processing. This error is always handled by the hard fault handler.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction

that was preempted by the exception.

0: No bus fault on vector table read

1: Bus fault on vector table read.

Bit 0

Reserved, must be kept cleared

PM0214 датащи(PDF) 225 Page - STMicroelectronics

PM0214 датащи(HTML) 225 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL