PM0214 datasheet(202/245 Pages) STMICROELECTRONICS

202 / 245 page

Core peripherals

PM0214

202/245

DocID022708 Rev 4

4.3.9

Level-sensitive and pulse interrupts

STM32 interrupts are both level-sensitive and pulse-sensitive. Pulse interrupts are also

described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal.

Typically this happens because the ISR accesses the peripheral, causing it to clear the

interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the

rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral

must assert the interrupt signal for at least one clock cycle, during which the NVIC detects

the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the

interrupt, see Hardware and software control of interrupts. For a level-sensitive interrupt, if

the signal is not deasserted before the processor returns from the ISR, the interrupt

becomes pending again, and the processor must execute its ISR again. This means that the

peripheral can hold the interrupt signal asserted until it no longer needs servicing.

Hardware and software control of interrupts

The Cortex-M4 latches all interrupts. A peripheral interrupt becomes pending for one of the

following reasons:

•

The NVIC detects that the interrupt signal is HIGH and the interrupt is not active

•

The NVIC detects a rising edge on the interrupt signal

•

Software writes to the corresponding interrupt set-pending register bit, see

Section 4.3.4: Interrupt set-pending registers (NVIC_ISPRx), or to the STIR to make an

SGI pending, see Section 4.3.8: Software trigger interrupt register (NVIC_STIR).

A pending interrupt remains pending until one of the following:

•

The processor enters the ISR for the interrupt. This changes the state of the interrupt

from pending to active. Then:

–

For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC

samples the interrupt signal. If the signal is asserted, the state of the interrupt

changes to pending, which might cause the processor to immediately re-enter the

ISR. Otherwise, the state of the interrupt changes to inactive.

–

For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this

is pulsed the state of the interrupt changes to pending and active. In this case,

when the processor returns from the ISR the state of the interrupt changes to

pending, which might cause the processor to immediately re-enter the ISR. If the

interrupt signal is not pulsed while the processor is in the ISR, when the processor

returns from the ISR the state of the interrupt changes to inactive.

•

Software writes to the corresponding interrupt clear-pending register bit.

For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the

interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

For a pulse interrupt, state of the interrupt changes to:

–

Inactive, if the state was pending

–

Active, if the state was active and pending.

PM0214 датащи(PDF) 202 Page - STMicroelectronics

PM0214 датащи(HTML) 202 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL