| поискавой системы для электроныых деталей |
|
PM0214 датащи(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0214 датащи(HTML) 168 Page - STMicroelectronics |
|
168 / 245 page ![]() The STM32 Cortex-M4 instruction set PM0214 168/245 DocID022708 Rev 4 The restrictions are: • list must contain at least one register. • If it contains doubleword registers it must not contain more than 16 registers. • Use of the PC as Rn is deprecated. Condition flags These instructions do not change the flags. 3.10.28 VSTR Floating-point Store. Syntax VSTR{cond}{.32} Sd, [Rn{, #imm}] VSTR{cond}{.64} Dd, [Rn{, #imm}] where: • ‘cond’ is an optional condition code, see Conditional execution on page 64. • ‘32, 64’ are the optional data size specifiers. • ‘Sd’ is the source register for a singleword store. • ‘Dd’ is the source register for a doubleword store. • ‘Rn’ is the base register. The SP can be used. • ‘imm’ is the + or - immediate offset used to form the address. Values are multiples of 4 in the range 0-1020. imm can be omitted, meaning an offset of +0. Operation This instruction stores a single extension register to memory, using an address from an ARM core register, with an optional offset, defined in imm. Restrictions The restrictions are the use of PC for Rn is deprecated. Condition flags These instructions do not change the flags. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |