| поискавой системы для электроныых деталей |
|
PM0214 датащи(PDF) 114 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0214 датащи(HTML) 114 Page - STMicroelectronics |
|
114 / 245 page ![]() The STM32 Cortex-M4 instruction set PM0214 114/245 DocID022708 Rev 4 3.6.5 SMLAL and SMLALD Signed multiply accumulate long, signed multiply accumulate long (halfwords) and signed multiply acculate long dual. Syntax op{cond} RdLo, RdHi, Rn, Rm op{XY}{cond} RdLo, RdHi, Rn, Rm op{X}{cond} RdLo, RdHi, Rn, Rm where: • op is one of: – SMLAL: Signed multiply accumulate long – SMLAL: Signed multiply accumulate long (halfwords, X and Y). X and Y specify which halfword of the source registers Rn and Rm are used as the first and second multiply operand: If X is B, then the bottom halfword, bits [15:0], of Rn is used. If X is T, then the top halfword, bits [31:16], of Rn is used. If Y is B, then the bottom halfword, bits [15:0], of Rm is used. If Y is T, then the top halfword, bits [31:16], of Rm is used. – SMLALD: Signed multiply accumulate long Dual – SMLALDX: Signed multiply accumulate long dual reversed If the X is omitted, the multiplications are bottom × bottom and top × top. If X is present, the multiplications are bottom × top and top × bottom. • ‘cond’ is an optional condition code (see Conditional execution on page 64) • ‘RdHi, RdLo’ are the destination registers. RdLo is the lower 32 bits and RdHi is the upper 32 bits of the 64-bit integer. For SMLAL, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLALD and SMLALDX, they also hold the accumulating value. • ‘Rn’, ‘Rm’ are registers holding the first and second operands Operation The SMLAL instruction: 1. Multiplies the two’s complement signed word values from Rn and Rm. 2. Adds the 64-bit value in RdLo and RdHi to the resulting 64-bit product. 3. Writes the 64-bit result of the multiplication and addition in RdLo and RdHi. The SMLALBB, SMLALBT, SMLALTB and SMLALTT instructions: 1. Multiplies the specified signed halfword, top or bottom, values from Rn and Rm. 2. Adds the resulting sign-extended 32-bit product to the 64-bit value in RdLo and RdHi. 3. Writes the 64-bit result of the multiplication and addition in RdLo and RdHi. The non-specified halfwords of the source registers are ignored. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |