поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

GMS81C2012 датащи(PDF) 47 Page - Hynix Semiconductor

номер детали GMS81C2012
подробное описание детали  HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HYNIX [Hynix Semiconductor]
домашняя страница  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81C2012 датащи(HTML) 47 Page - Hynix Semiconductor

Back Button GMS81C2012 Datasheet HTML 43Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 44Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 45Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 46Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 47Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 48Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 49Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 50Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 51Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 107 page
background image
HYUNDAI MicroElectronics
GMS81C2012/GMS81C2020
MAR. 2000 Ver 1.00
47
Enable and Disable Watchdog
Watchdog timer is enabled by setting WDTON (bit 4 in
CKCTLR) to “1”. WDTON is initialized to “0” during re-
set and it should be set to “1” to operate after reset is re-
leased.
Example: Enables watchdog timer for Reset
:
LDM
CKCTLR,#xx1x_xxxxB;WDTON
← 1
:
:
The watchdog timer is disabled by clearing bit 5 (WD-
TON) of CKCTLR. The watchdog timer is halted in STOP
mode and restarts automatically after STOP mode is re-
leased.
Watchdog Timer Interrupt
The watchdog timer can be also used as a simple 7-bit tim-
er by clearing bit5 of CKCTLR to “0”. The interval of
watchdog timer interrupt is decided by Basic Interval Tim-
er. Interval equation is shown as below.
The stack pointer (SP) should be initialized before using
the watchdog timer output as an interrupt source.
Example: 7-bit timer interrupt set up.
LDM
CKCTLR,#xx0xxxxxB;WDTON
←0
LDM
WDTR,#7FH
;WDTCL
←1
:
Figure 11-3 Watchdog timer Timing
If the watchdog timer output becomes active, a reset is gen-
erated, which drives the RESET pin low to reset the inter-
nal hardware.
The main clock oscillator also turns on when a watchdog
timer reset is generated in sub clock mode.
T
W DTR
Interval of BIT
×
=
2
3
n
Source clock
Binary-counter
WDTR
WDTIF interrupt
WDTR
← "0100_0011
B"
1
0
Match
Detect
Counter
Clear
1
2
30
BIT overflow
3
WDT reset
reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com