поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GMS81C2012 датащи(PDF) 76 Page - Hynix Semiconductor

номер детали GMS81C2012
подробное описание детали  HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HYNIX [Hynix Semiconductor]
домашняя страница  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81C2012 датащи(HTML) 76 Page - Hynix Semiconductor

Back Button GMS81C2012 Datasheet HTML 72Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 73Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 74Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 75Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 76Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 77Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 78Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 79Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 80Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 107 page
background image
GMS81C2012/GMS81C2020
HYUNDAI MicroElectronics
76
MAR. 2000 Ver 1.00
16.4 External Interrupt
The external interrupt on INT0 and INT1 pins are edge
triggered depending on the edge selection register IEDS
(address 0F8H) as shown in Figure 16-7.
The edge detection of external interrupt has three transition
activated mode: rising edge, falling edge, and both edge.
Figure 16-7 External Interrupt Block Diagram
INT0 and INT1 are multiplexed with general I/O ports
(R00 and R01). To use as an external interrupt pin, the bit
of R4 port mode register R0FUNC should be set to “1” cor-
respondingly.
Example: To use as an INT0 and INT1
:
:
;
**** Set port as an input port R00,R01
LDM
R0IO,#1111_1100B
;
;
**** Set port as an interrupt port
LDM
R0FUNC,#0000_0011B
;
;
**** Set Falling-edge Detection
LDM
IEDS,#0000_0101B
:
:
:
Response Time
The INT0 and INT1 edge are latched into INT0IF and
INT1IF at every machine cycle. The values are not actually
polled by the circuitry until the next machine cycle. If a re-
quest is active and conditions are right for it to be acknowl-
edged, a hardware subroutine call to the requested service
routine will be the next instruction to be executed. The
DIV itself takes twelve cycles. Thus, a minimum of twelve
complete machine cycles elapse between activation of an
external interrupt request and the beginning of execution
of the first instruction of the service routine.
Figure 16-8shows interrupt response timings.
Figure 16-8 Interrupt Response Timing Diagram
INT1IF
INT1 pin
INT1 INTERRUPT
IEDS
[0E6H]
INT0IF
INT0 pin
INT0 INTERRUPT
Edge selection
Register
2
2
Interrupt
goes
active
Interrupt
latched
Interrupt
processing
Interrupt
routine
8 fXIN
max. 12 fXIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com