поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

WM1811A датащи(PDF) 30 Page - Wolfson Microelectronics plc

номер детали WM1811A
подробное описание детали  Multi-Channel Audio Hub CODEC for Smartphones
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM1811A датащи(HTML) 30 Page - Wolfson Microelectronics plc

Back Button WM1811A Datasheet HTML 26Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 27Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 28Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 29Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 30Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 31Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 32Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 33Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 34Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 328 page
background image
WM1811A
Production Data
w
PD, November 2013, Rev 4.1
30
TYPICAL SIGNAL LATENCY
OPERATING MODE
TEST CONDITIONS
LATENCY
AIF1
AIF2
DIGITAL CORE
AIF2 to DAC Stereo Path
AIF2 EQ enabled,
AIF2 3D enabled,
AIF2 DRC enabled,
SRC enabled
fs=8kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 1536fs
SYSCLK=AIF1CLK
1.4ms
fs=48kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 1536fs
SYSCLK=AIF1CLK
1.3ms
fs=8kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 256fs
SYSCLK=AIF1CLK
1.7ms
fs=48kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 256fs
SYSCLK=AIF1CLK
1.4ms
ADC to AIF2 Stereo Path
Digital Sidetone HPF enabled,
AIF2 DRC enabled,
AIF2 HPF enabled,
SRC enabled
fs=8kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 256fs
SYSCLK=AIF1CLK
2.2ms
fs=48kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 256fs
SYSCLK=AIF1CLK
1.2ms
Digital Sidetone HPF disabled,
AIF2 DRC disabled,
AIF2 HPF disabled,
SRC disabled
fs=8kHz,
Clock rate = 1536fs
SYSCLK=AIF2CLK
1.3ms
Digital Sidetone HPF disabled,
AIF2 DRC disabled,
AIF2 HPF disabled,
SRC enabled
fs=48kHz,
Clock rate = 256fs
fs=8kHz,
Clock rate = 1536fs
SYSCLK=AIF1CLK
1.1ms
Notes:
1. These figures are relevant to typical voice call modes, assuming AIF2 is connected to the baseband processor
2. The SRC (Sample Rate Converter) is enabled automatically whenever required



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com