TSB41AB2PAPG4 datasheet(46/55 Pages) TI1

46 / 55 page

TSB41AB2, TSB41AB2I

IEEE 1394a2000 TWOPORT CABLE

TRANSCEIVER/ARBITER

SLLS424G − JUNE 2000 − REVISED DECEMBER 2004

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

interface reset and disable (continued)

5 ns, Min

10 ns, Max

LPS

CTL0

LREQ

SYSCLK

D0−D7

CTL1

(1)

(2)

(3)

(4)

(low)

7 Cycles

TCLK_ACTIVE

ISO

Figure 26. Interface Initialization, ISO Low

The sequence of events for initialization of the PHY-LLC interface when the interface is in the differentiated

mode of operation (ISO terminal is low) is as follows:

LPS reasserted. After the interface has been in the reset or disabled state for at least the minimum

TRESTORE time, the LLC causes the interface to be initialized and restored to normal operation by

reactivating the LPS signal. In Figure 26 the interface is shown in the disabled state with SYSCLK

high-impedance inactive. However, the interface initialization sequence described here is also executed if

the interface is merely reset but not yet disabled.

SYSCLK activated. If the interface is disabled, the PHY reactivates its SYSCLK output when it detects that

LPS has been reasserted. If the PHY has entered a low-power state, it takes between 5.3 ms to 7.3 ms for

SYSCLK to be restored; if the PHY is not in a low-power state, SYSCLK is restored within 60 ns. The PHY

commences SYSCLK activity by driving the SYSCLK output low for half a cycle. Thereafter, the SYSCLK

output is a 50% duty cycle square wave with a frequency of 49.152 MHz

±100 ppm (period of 20.345 ns).

Upon the first full cycle of SYSCLK, the PHY drives the CTL and D terminals low for one cycle. The LLC

is also required to drive its CTL, D, and LREQ outputs low during one of the first six cycles of SYSCLK

(shown in Figure 26 as occurring in the first SYSCLK cycle).

Receive indicated. Upon the eighth SYSCLK cycle following reassertion of LPS, the PHY asserts the

Receive state on the CTL lines and the data-on indication (all ones) on the D lines for one or more cycles

(because the interface is in the differentiated mode of operation, the CTL and D lines are in the

high-impedance state after the first cycle).

Initialization complete. The PHY asserts the idle state on the CTL lines and logic 0 on the D lines. This

indicates that the PHY-LLC interface initialization is complete and normal operation may commence. The

PHY now accepts requests from the LLC via the LREQ line.

TSB41AB2PAPG4 датащи(PDF) 46 Page - Texas Instruments

TSB41AB2PAPG4 датащи(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

датащи скачать

ссылки URL