AD9775 datasheet(20/56 Pages) AD

20 / 56 page

AD9775

Rev. E | Page 20 of 56

ADDRESS 0x03

Bit 7:

Allows the data rate clock (divided down from the DAC

clock) to be output at either the DATACLK/PLL_LOCK pin

(Pin 8) or at the SPI_SDO pin (Pin 53). The default of 0 in this

while a 1 in this register causes the data rate clock to be output

at SPI_SDO. For more information, see the Two-Port Data

Input Mode section.

Bit 1 and Bit 0:

Setting this divide ratio to a higher number

allows the VCO in the PLL to run at a high rate (for best

performance) while the DAC input and output clocks run

substantially slower. The divider ratio is set according to the

following table.

Table 13.

÷1

÷2

÷4

÷8

ADDRESS 0x04

Bit 7:

Logic 0 (default) disables the internal PLL. Logic 1

enables the PLL.

Bit 6:

Logic 0 (default) sets the charge pump control to

automatic. In this mode, the charge pump bias current is

controlled by the divider ratio defined in Address 0x03, Bits 1

and 0. Logic 1 allows the user to manually define the charge

pump bias current using Address 0x04, Bits 2, 1, and 0.

Adjusting the charge pump bias current allows the user to

optimize the noise/settling performance of the PLL.

Bit 2 to Bit 0:

With the charge pump control set to manual,

these bits define the charge pump bias current according to the

following table.

Table 14.

000

50 μA

001

100 μA

010

200 μA

011

400 μA

111

800 μA

ADDRESS 0x05, ADDRESS 0x09

Bit 7 to Bit 0:

These bits represent an 8-bit binary number

(Bit 7 MSB) that defines the fine gain adjustment of the I (0x05)

and Q (0x09) DAC, according to Equation 1.

ADDRESS 0x06, ADDRESS 0x0A

Bit 3 to Bit 0:

These bits represent a 4-bit binary number (Bit 3

MSB) that defines the coarse gain adjustment of the I (0x06)

and Q (0x0A) DACs, according to Equation 1.

ADDRESS 0x07, ADDRESS 0x0B

Bit 7 to Bit 0:

These bits are used in conjunction with Address

0x08, 0x0C, Bit 1 and Bit 0.

ADDRESS 0x08, ADDRESS 0x0C

Bit 1 and Bit 0:

The 10 bits from these two address pairs

(0x07, 0x08 and 0x0B, 0x0C) represent a 10-bit binary number

that defines the offset adjustment of the I and Q DACs,

according to Equation 1 (0x07, 0x0B—Bit 7 MSB/0x08, 0x0C—

Bit 0 LSB).

ADDRESS 0x08, ADDRESS 0x0C

Bit 7:

This bit determines the direction of the offset of the

I (0x08) and Q (0x0C) DACs. A Logic 0 applies a positive offset

current to IOUTA, while a Logic 1 applies a positive offset current

to IOUTB. The magnitude of the offset current is defined by the

bits in Addresses 0x07, 0x0B, 0x08, and 0x0C, according to

Equation 1.

Equation 1 shows IOUTA and IOUTB as a function of fine gain,

coarse gain, and offset adjustment when using the 2R mode. In

1R mode, the current IREF is created by a single FSADJ resistor

(Pin 60). This current is divided equally into each channel so

that a scaling factor of one-half must be added to these

equations for full-scale currents for both DACs and the offset.

(A)

1024

(A)

1024

256

(A)

1024

256

⎟

⎠

⎞

⎜

⎝

⎛

⎥

⎦

⎤

⎢

⎣

⎡

⎟

⎠

⎞

⎜

⎝

⎛

−

⎟

⎠

⎞

⎜

⎝

⎛

⎥

⎦

⎤

⎢

⎣

⎡

⎟

⎠

⎞

⎜

⎝

⎛

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛ ×

−

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛ ×

⎥

⎦

⎤

⎢

⎣

⎡

⎟

⎠

⎞

⎜

⎝

⎛

⎟

⎠

⎞

⎜

⎝

⎛

⎥

⎦

⎤

⎢

⎣

⎡

⎟

⎠

⎞

⎜

⎝

⎛

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛ ×

−

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛

⎟⎟

⎠

⎞

⎜⎜

⎝

⎛ ×

OFFSET

DATA

FINE

COARSE

DATA

FINE

COARSE

REF

OFFSET

REF

OUTB

REF

OUTA

(1)

AD9775 датащи(PDF) 20 Page - Analog Devices

AD9775 датащи(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL