| поискавой системы для электроныых деталей |
|
AD9775 датащи(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9775 датащи(HTML) 18 Page - Analog Devices |
|
18 / 56 page ![]() AD9775 Rev. E | Page 18 of 56 MODE CONTROL (VIA SPI PORT) Table 10. Mode Control via SPI Port1 Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0x00 SDIO Bidirectional 0 = Input 1 = I/O LSB, MSB First, 0 = MSB 1 = LSB Software Reset on Logic 1 Sleep Mode Logic 1 Shuts Down the DAC Output Currents Power-Down Mode Logic 1 Shuts Down All Digital and Analog Functions 1R/2R Mode DAC Output Current Set by One or Two External Resistors 0 = 2R, 1 = 1R PLL_LOCK Indicator 0x 01 Filter Interpolation Rate (1×, 2×, 4×, 8×) Filter Interpolation Rate (1×, 2×, 4×, 8×) Modulation Mode (None, fS/2, fS/4, fS/8) Modulation Mode (None, fS/2, fS/4, fS/8) 0 = No Zero Stuffing on Interpolation Filters, Logic 1 Enables Zero Stuffing. 1 = Real Mix Mode 0 = Complex Mix Mode 0 = e−jωt 1 = e+jωt DATACLK/ PLL_LOCK2 Select 0 = PLLLOCK 1 = DATACLK 0x 02 0 = Signed Input Data 1 = Unsigned 0 = Two-Port Mode 1 = One-Port Mode DATACLK Driver Strength DATACLK Invert 0 = No Invert 1 = Invert ONEPORTCLK Invert 0 = No Invert 1 = Invert IQSEL Invert 0 = No Invert 1 = Invert Q First 0 = I First 1 = Q First 0x 03 Data Rate Clock Output2 PLL Divide (Prescaler) Ratio PLL Divide (Prescaler) Ratio 0x 04 0 = PLL OFF2 1 = PLL ON 0 = Automatic Charge Pump Control, 1 = Programmable PLL Charge Pump Control PLL Charge Pump Control PLL Charge Pump Control 0x 05 IDAC Fine Gain Adjustment 0x 06 IDAC Coarse Gain Adjustment 0x 07 IDAC Offset Adjustment Bit 9 IDAC Offset Adjustment Bit 8 IDAC Offset Adjustment Bit 7 IDAC Offset Adjustment Bit 6 IDAC Offset Adjustment Bit 5 IDAC Offset Adjustment Bit 4 IDAC Offset Adjustment Bit 3 IDAC Offset Adjustment Bit 2 0x 08 IDAC IOFFSET Direction 0 = IOFFSET on IOUTA 1 = IOFFSET on IOUTB IDAC Offset Adjustment Bit 1 IDAC Offset Adjustment Bit 0 0x 09 QDAC Fine Gain Adjustment 0x 0A QDAC Coarse Gain Adjustment 0x 0B QDAC Offset Adjustment Bit 9 QDAC Offset Adjustment Bit 8 QDAC Offset Adjustment Bit 7 QDAC Offset Adjustment Bit 6 QDAC Offset Adjustment Bit 5 QDAC Offset Adjustment Bit 4 QDAC Offset Adjustment Bit 3 QDAC Offset Adjustment Bit 2 0x 0C QDAC IOFFSET Direction 0 = IOFFSET on IOUTA 1 = IOFFSET on IOUTB QDAC Offset Adjustment Bit 1 QDAC Offset Adjustment Bit 0 0x 0D Version Register 1 Default values are shown in bold. 2 See the Two-Port Data Input Mode section. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |