CS4953 datasheet(15/44 Pages) CIRRUS

15 / 44 page

CS4952/53

DS223PP2

outputs to schedule the proper external delivery of

digital video into the V [7:0] pins. Figure 7 illus-

trates horizontal timing for CCIR601 input in Mas-

ter Mode. Note that the CS4952/3 expects to

receive the first active pixel data on clock cycle 245

(NTSC)

when

bit

SYNC_DLY=0

the

CONTROL_2

(0x02).

When

SYNC_DLY=1, it expects the first active pixel data

on clock cycle 246 (NTSC).

Vertical Timing

The CS4952/3 can be selected through the

CONTROL_0 register (0x00) to operate in four

different timing modes: PAL which is 625 vertical

lines 25 frames per second interlaced, NTSC which

is 525 vertical lines 30 frames per second interlaced

and both PAL and NTSC again but in Progressive

Scan where the display is non-interlaced.

The CS4952/3 conforms to standard digital decom-

pression dimensions and does not process digital

input data for the active analog video half lines as

they are typically in the over/underscan region of

televisions. For NTSC, 240 active lines total per

field are processed and for PAL 288 active lines to-

tal per field. Frame vertical dimensions are 480

lines for NTSC and 576 lines for PAL. Table 1

specifies active line numbers for both NTSC and

PAL. Refer to Figure 8 for HSYNC, VSYNC and

FIELD signal timing.

Table 1. Vertical Timing

Horizontal Timing

HSYNC is used to synchronize the horizontal input

to output timing in order to provide proper horizon-

tal alignment. HSYNC defaults to an input pin fol-

lowing RESET but switches to output in Master

Mode (CONTROL_0 [4] = 1). Horizontal timing is

referenced to HSYNC transitioning low. For active

video lines, digital video input is to be applied to

the V [7:0] inputs 244 (NTSC) or 264 (PAL), CLK

periods following HSYNC going low to determine

the horizontal alignment of the active video.

CLK

1706

active pixel

#720

HSYNC* (output)

V[7:0]

(SYNC_DLY=0)

1705

1704

1703

1728

128

129

264

265

266

267

268

1686

1685

1684

1683

1716

128

129

244

245

246

247

248

YCr

horizontal blanking

active pixel

• • •

NTSC 27MHz Clock Count

PAL 27MHz Clock Count

CB* (output)

1702

1682

active pixel

#720

V[7:0]

(SYNC_DLY=1)

YCr

horizontal blanking

active pixel

#719

Figure 7. CCIR601 Input Master Mode Horizontal Timing

MODE

FIELD

ACTIVE

LINES

NTSC

1, 3

2, 4

22-261

285-524

PAL

1, 3, 5, 7

2, 4, 6, 8

23-310

336-623

NTSC Progressive-Scan

22-261

PAL Progressive-Scan

23-310

CS4953 датащи(PDF) 15 Page - Cirrus Logic

CS4953 датащи(HTML) 15 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

датащи скачать

ссылки URL