поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AS8525 датащи(PDF) 24 Page - ams AG

номер детали AS8525
подробное описание детали  LIN Transceiver with Voltage Regulators, Programmable Gain High Side Amplifier, and Voltage Attenuator
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMSCO [ams AG]
домашняя страница  http://www.ams.com
Logo AMSCO - ams AG

AS8525 датащи(HTML) 24 Page - ams AG

Back Button AS8525 Datasheet HTML 20Page - ams AG AS8525 Datasheet HTML 21Page - ams AG AS8525 Datasheet HTML 22Page - ams AG AS8525 Datasheet HTML 23Page - ams AG AS8525 Datasheet HTML 24Page - ams AG AS8525 Datasheet HTML 25Page - ams AG AS8525 Datasheet HTML 26Page - ams AG AS8525 Datasheet HTML 27Page - ams AG AS8525 Datasheet HTML 28Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 38 page
background image
www.ams.com/AS8525
Revision 2.3
23 - 37
AS8525
Datasheet - Application In form atio n
Note:
L = low state, H = high state, OT = Over-temperature Reset, Uvcc = Under-voltage VCC, Uvbat = Under-voltage VBAT, rwake
=remote wake, X = don’t care.
8.3 Initialization
When the power supply is switched on, when VSUP > VSUVR_OFF, RESET_VSUP_N becomes high. This starts the regulator LDO with 3.3V
and Vuvr_off option of 2.75V. When VCC > Vuvr_off (2.75V), active-low PORN_2_OTP is generated and the regulator ALDO is turned on with
3.3V. The rising edge of PORN_2_OTP loads contents of fuse onto the OTP latch after load access time TLoad. LOAD_OTP_IN_PREREG signal
loads contents of OTP latch onto a register. This register provides the actual settings of LDO (and ALDO), Vuvr_off and Reset Timeout period
TRes. This is done as the OTP block is powered by the VCC. If VCC > Vuvr_off (phase 2), Reset timeout is restarted. RESET signal is de-
asserted after Reset Timeout period TRes (phase 2) and then device enters into normal mode. The circuit also needs to initialize correctly for very
slow ramp rates on VSUP (of the order of 0.5V/min).
Figure 9. Initialization Sequence for AS8525
Table 17. VSUP>Vsuvr_on and VCC<Vuvr_on
Block
Output Signal
TRANSCEIVER=Enabled (disabled only during initial VSUP ramp-up)
LIN=high-z, RX=follows VCC…
LDO=Enabled (disabled only during initial ramp-up)
VCC=low…
RELAY DRIVER=Enabled
LDRIVE1=high… LDRIVE2=high…
RESET BLOCK=Enabled
RESET=high-z…
RESISTIVE DIVIDER=Enabled
VBAT=high…, VBAT_DIV=enabled
LDO Off
LDO On
VCC Por Threshold = 2.75V
LDO setting = 3.3V
Reset Timeout = 4msec
LDO On
VCC Por Threshold = from OTP Block
LDO setting = from OTP Block
Reset Timeout = from OTP Block
VCC
VSUP
Device
Settings
RESET_VCC_N
RESET_VSUP_N
PORN_2_OTP
LOAD_OTP_IN_
PREREG
RESET
VCC_POR_Threshold
VSUP_POR_Threshold
6 Cycles of
RC-Oscillator
PHASE 1
PHASE 2
If Phase 1 POR threshold == Phase 2 POR threshold
Tres = Reset Timeout from OTP Block
If Phase 1 POR threshold != Phase 2
POR threshold
Tres = Reset Timeout from OTP Block
LDO settings to 5 V
LDO settings to 3.3 V
LDO settings to 5 V
LDO settings to 3.3 V
AVCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com