DSPIC33FJ64GP706 datasheet(245/322 Pages) MICROCHIP

245 / 322 page

DS70286C-page 243

dsPIC33FJXXXGPX06/X08/X10

22.5

JTAG Interface

dsPIC33FJXXXGPX06/X08/X10 devices implement a

JTAG interface, which supports boundary scan device

testing, as well as in-circuit programming. Detailed

information on the interface will be provided in future

revisions of the document.

22.6

Code Protection and

CodeGuard™ Security

The dsPIC33F product families offer the advanced

implementation of CodeGuard™ Security. CodeGuard™

Security enables multiple parties to securely share

resources (memory, interrupts and peripherals) on a

single chip. This feature helps protect individual

Intellectual Property in collaborative system designs.

When coupled with software encryption libraries,

CodeGuard Security can be used to securely update

Flash even when multiple IP are resident on the single

chip. The code protection features vary depending on

the actual dsPIC33F implemented. The following

sections provide an overview of these features.

The code protection features are controlled by the

Configuration registers: FBS, FSS and FGS.

22.7

In-Circuit Serial Programming

dsPIC33FJXXXGPX06/X08/X10 family digital signal

controllers can be serially programmed while in the end

application circuit. This is simply done with two lines for

clock and data and three other lines for power, ground

and

the

programming

sequence.

This

allows

customers to manufacture boards with unprogrammed

devices and then program the digital signal controller

just before shipping the product. This also allows the

most recent firmware or a custom firmware, to be

programmed. Please refer to the “dsPIC33F/PIC24H

Flash

Programming

Specification”

(DS70152)

document for details about ICSP.

Any one out of three pairs of programming clock/data

pins may be used:

• PGEC1 and PGED1

• PGEC2 and PGED2

• PGEC3 and PGED3

22.8

In-Circuit Debugger

When MPLAB® ICD 2 is selected as a debugger, the

in-circuit debugging functionality is enabled. This

function allows simple debugging functions when used

with MPLAB IDE. Debugging functionality is controlled

through the PGECx (Emulation/Debug Clock) and

PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins

may be used:

• PGEC1 and PGED1

• PGEC2 and PGED2

• PGEC3 and PGED3

To use the in-circuit debugger function of the device,

the design must implement ICSP connections to

MCLR, VDD, VSS and the PGEDx/PGECx pin pair. In

addition, when the feature is enabled, some of the

resources are not available for general use. These

resources include the first 80 bytes of data RAM and

two I/O pins.

Note:

Refer to Section 23. “CodeGuard™

Security” (DS70199) in the “dsPIC33F

Family Reference Manual” for further

information on usage, configuration and

operation of CodeGuard™ Security.

DSPIC33FJ64GP706 датащи(PDF) 245 Page - Microchip Technology

DSPIC33FJ64GP706 датащи(HTML) 245 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL