74LVC2G00

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 12 — 8 April 2013

17 of 20

NXP Semiconductors

74LVC2G00

Dual 2-input NAND gate

14. Abbreviations

15. Revision history

Table 11.

Abbreviations

Acronym

Description

CMOS

Complementary Metal-Oxide Semiconductor

DUT

Device Under Test

ESD

ElectroStatic Discharge

HBM

Human Body Model

MM

Machine Model

TTL

Transistor-Transistor Logic

Table 12.

Revision history

Document ID

Release date

Data sheet status

Change notice

Supersedes

74LVC2G00 v.12

20130408

Product data sheet

-

74LVC2G00 v.11

Modifications:

74LVC2G00 v.11

20120622

Product data sheet

-

74LVC2G00 v.10

Modifications:

74LVC2G00 v.10

20111130

Product data sheet

-

74LVC2G00 v.9

Modifications:

74LVC2G00 v.9

20100608

Product data sheet

-

74LVC2G00 v.8

74LVC2G00 v.8

20091026

Product data sheet

-

74LVC2G00 v.7

74LVC2G00 v.7

20080610

Product data sheet

-

74LVC2G00 v.6

74LVC2G00 v.6

20080220

Product data sheet

-

74LVC2G00 v.5

74LVC2G00 v.5

20070904

Product data sheet

-

74LVC2G00 v.4

74LVC2G00 v.4

20060515

Product data sheet

-

74LVC2G00 v.3

74LVC2G00 v.3

20050201

Product specification

-

74LVC2G00 v.2

74LVC2G00 v.2

20040923

Product specification

-

74LVC2G00 v.1

74LVC2G00 v.1

20031117

Product specification

-

-