A43L8316 datasheet(22/45 Pages) AMICC

22 / 45 page

A43L8316

Preliminary (April, 2000, Version 1.0)

AMIC Technology, Inc.

12. About Burst Type Control

Sequential counting

At MRS A3=”0”. See the BURST SEQUENCE TABE.(BL=4,8)

BL=1,2,4,8 and full page wrap around.

Basic

MODE

Interleave counting

At MRS A3=” 1”. See the BURST SEQUENCE TABE.(BL=4,8)

BL=4,8 At BL=1,2 Interleave Counting = Sequential Counting

Pseudo-

Decrement Sequential

Counting

At MRS A3 = “1”. (See to Interleave Counting Mode)

Starting Address LSB 3 bits A0-2 should be “000” or “111”.@BL=8.

--if LSB = “000” : Increment Counting.

--if LSB= “111” : Decrement Counting.

For Example, (Assume Addresses except LSB 3 bits are all 0, BL=8)

--@ write, LSB=”000”, Accessed Column in order 0-1-2-3-4-5-6-7

--@ read, LSB=”111”, Accessed Column in order 7-6-5-4-3-2-1-0

At BL=4, same applications are possible. As above example, at Interleave

Counting mode, by confining starting address to some values, Pseudo-

Decrement Counting Mode can be realized. See the BURST SEQUENCE

TABLE carefully.

Pseudo-

MODE

Pseudo-Binary Counting

At MRS A3 = “0”. (See to Sequential Counting Mode)

A0-2 = “111”. (See to Full Page Mode)

Using Full Page Mode and Burst Stop Command, Binary Counting Mode can be

realized.

--@ Sequential Counting Accessed Column in order 3-4-5-6-7-1-2-3 (BL=8)

--@ Pseudo-Binary Counting,

Accessed Column in order 3-4-5-6-7-8-9-10 (Burst Stop command)

Note. The next column address of 256 is 0

Random

MODE

Random column Access

tCCD = 1 CLK

Every cycle Read/Write Command with random column address can realize

Random Column Access.

That is similar to Extended Data Out (EDO) Operation of convention DRAM.

13. About Burst Length Control

At MRS A2,1,0 = “000”.

At auto precharge, tRAS should not be violated.

At MRS A2,1,0 = “001”.

At auto precharge, tRAS should not be violated.

At MRS A2,1,0 = “010”

At MRS A2,1,0 = “011”.

Basic

MODE

Full Page

At MRS A2,1,0 = “111”.

Wrap around mode (Infinite burst length) should be stopped by burst stop,

RAS interrupt or CAS interrupt.

Special

MODE

BRSW

At MRS BA=”1”.

Read burst = 1,2,4,8, full page/write Burst =1

At auto precharge of write, tRAS should not be violated.

Random

MODE

Burst Stop

tBDL=1, Valid DQ after burst stop is 1,2 for CL=2,3 respectively

Using burst stop command, it is possible only at full page burst length.

RAS Interrupt

(Interrupted by Precharge)

Before the end of burst, Row precharge command of the same bank

Stops read/write burst with Row precharge.

tRDL=1 with DQM, valid DQ after burst stop is 1,2 for CL=2,3 respectively

During read/write burst with auto precharge, RAS interrupt cannot be issued.

Interrupt

MODE

CAS Interrupt

Before the end of burst, new read/write stops read/write burst and starts new

read/write burst or block write.

During read/write burst with auto precharge, CAS interrupt can not be issued.

A43L8316 датащи(PDF) 22 Page - AMIC Technology

A43L8316 датащи(HTML) 22 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

датащи скачать

ссылки URL