A43L8316

Preliminary (April, 2000, Version 1.0)

8

AMIC Technology, Inc.

Operating AC Parameter

(AC operating conditions unless otherwise noted)

Version

Symbol

Parameter

CAS

Latency

-7

-8

-10

Unit

Note

3

Row active to row active delay

2

2

2

2

CLK

1

3

3

RAS

2

2

2

3

CLK

1

3

3

Row precharge time

2

2

2

3

CLK

1

3

7

6

2

5

5

6

CLK

1

3

Row active time

2

100

100

120

µs

3

10

9

Row cycle time

2

7

7

10

CLK

1

3

Last data in new col. Address delay

2

1

1

1

CLK

2

3

Last data in row precharge

2

1

1

1

CLK

2

3

Last data in to burst stop

2

1

1

1

CLK

2

3

Col. Address to col. Address delay

2

1

1

1

CLK

3

2

2

2

CLK

4

Number of valid output data

2

1

1

1

CLK

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time

and then rounding off to the next higher integer.

2. Minimum delay is required to complete write.

3. All parts allow every cycle column address change.

4. In case of row precharge interrupt, auto precharge and read burst stop.