| поискавой системы для электроныых деталей |
|
PIC14000 датащи(PDF) 65 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC14000 датащи(HTML) 65 Page - Microchip Technology |
|
65 / 153 page ![]() © 1996 Microchip Technology Inc. Preliminary DS40122B-page 65 PIC14000 9.0 OTHER ANALOG MODULES The PIC14000 has additional analog modules for mixed signal applications. These include: • bandgap voltage reference • comparators with programmable references • internal temperature sensor • voltage regulator control 9.1 Bandgap Voltage Reference The bandgap reference circuit is used to generate a 1.2V nominal stable voltage reference for the A/D and the low-voltage detector. The bandgap reference is channel 4 of the analog mux. The bandgap reference voltage is stored in the calibration space EPROM (See Table 4-2). To enable the bandgap reference REFOFF (SLPCON<5>) must be cleared. 9.2 Level-Shift Networks The RA1/AN1 and RA5/AN5 pins have an internal level-shift network. A current source and resistor are used to bias the pin voltage by about +0.5V into a range usable by the A/D converter. The nominal value of bias current source is 5 µA and the resistor is 100 kohms. The level-shift function can be turned on by clearing the LSOFF bit (SLPCON<4>) to '0'. Note: The minimum voltage permissible at the RA1/AN1 and RA5/AN5 pins is -0.3V. The input protection diodes will begin to turn on beyond -0.3V, introducing significant errors in the A/D readings. Under no con- ditions should the pin voltage fall below -0.5V. 9.2.1 ZEROING/FILTERING SWITCHES The RA1/AN1 and RA5/AN5 inputs also have a matched pair of pass gates useful for current-measure- ment applications. One gate is connected between the pin and the level-shift network. The second pass gate is connected to ground as shown in Figure 9-1. By set- ting the ADZERO bit (ADCON0<0>), a zero-current condition is simulated. Subsequent A/D readings are calculated relative to this zero count from the A/D. This zeroing of the current provides very high accuracies at low current values where it is most needed. For additional noise filtering or for capturing short dura- tion periodic pulses, an optional filter capacitor may be connected from the SUM pin to ground (this feature is available for RA1/AN1 only). This forms an RC network with the internal 100 kohm (nominal) bias resistor to act as a low pass filter. The capacitor size can be adjusted for the desired time constant. A switch is included between the output from the RA1/AN1 level-shift network and the SUM pin. This switch is closed during A/D sampling periods and is automatically opened during a zeroing operation (if ADZERO = '1'). If not required in the system, this pin should be left floating (not connected). Setting the LSOFF bit (SLPCON<4>) disables the level-shift networks, so the RA1/AN1 and RA5/AN5 pins can continue to be used as general-purpose ana- log inputs. This document was created with FrameMaker404 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |