PIC12F635ESS datasheet(141/234 Pages) MICROCHIP

141 / 234 page

DS41232D-page 139

PIC12F635/PIC16F636/639

12.9

Interrupts

The PIC12F635/PIC16F636/639 has multiple interrupt

sources:

• External Interrupt RA2/INT

• Timer0 Overflow Interrupt

• PORTA Change Interrupts

• 2 Comparator Interrupts

• Timer1 Overflow Interrupt

• EEPROM Data Write Interrupt

• Fail-Safe Clock Monitor Interrupt

The Interrupt Control register (INTCON) and Peripheral

Interrupt Request Register 1 (PIR1) record individual

interrupt requests in flag bits. The INTCON register

also has individual and global interrupt enable bits.

A Global Interrupt Enable bit GIE of the INTCON regis-

ter enables (if set) all unmasked interrupts, or disables

(if cleared) all interrupts. Individual interrupts can be

disabled through their corresponding enable bits in the

INTCON register and PIE1 register. GIE is cleared on

Reset.

The Return from Interrupt instruction, RETFIE, exits

the interrupt routine, as well as sets the GIE bit, which

re-enables unmasked interrupts.

The following interrupt flags are contained in the

INTCON register:

• INT Pin Interrupt

• PORTA Change Interrupt

• TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the

special register, PIR1. The corresponding interrupt

enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1

• EEPROM Data Write Interrupt

• 2 Comparator Interrupts

• Timer1 Overflow Interrupt

• Fail-Safe Clock Monitor Interrupt

When an interrupt is serviced:

• The GIE is cleared to disable any further interrupt.

• The return address is pushed onto the stack.

• The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or

PORTA change interrupt, the interrupt latency will be

three or four instruction cycles. The exact latency

depends upon when the interrupt event occurs (see

Figure 12-8). The latency is the same for one or

two-cycle instructions. Once in the Interrupt Service

Routine, the source(s) of the interrupt can be

determined by polling the interrupt flag bits. The

interrupt flag bit(s) must be cleared in software before

re-enabling interrupts to avoid multiple interrupt

requests.

For additional information on Timer1, comparators or

data EEPROM modules, refer to the respective

peripheral section.

12.9.1

RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered;

either rising if the INTEDG bit of the OPTION register is

set, or falling if the INTEDG bit is clear. When a valid

edge appears on the RA2/INT pin, the INTF bit of the

INTCON register is set. This interrupt can be disabled

by clearing the INTE control bit of the INTCON register.

The INTF bit must be cleared in software in the Interrupt

Service Routine before re-enabling this interrupt. The

RA2/INT interrupt can wake-up the processor from

Sleep if the INTE bit was set prior to going into Sleep.

The status of the GIE bit decides whether or not the

processor branches to the interrupt vector following

wake-up (0004h). See Section 12.12 “Power-Down

Mode (Sleep)” for details on Sleep and Figure 12-10 for

timing of wake-up from Sleep through RA2/INT interrupt.

Note 1: Individual interrupt flag bits are set,

regardless

the

status

their

corresponding mask bit or the GIE bit.

2: When an instruction that clears the GIE

bit is executed, any interrupts that were

pending for execution in the next cycle

are ignored. The interrupts, which were

ignored, are still pending to be serviced

when the GIE bit is set again.

Note:

The CMCON0 (19h) register must be

initialized to configure an analog channel

as a digital input. Pins configured as

analog inputs will read ‘0’.

PIC12F635ESS датащи(PDF) 141 Page - Microchip Technology

PIC12F635ESS датащи(HTML) 141 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL