поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7738 датащи(PDF) 4 Page - Analog Devices

номер детали AD7738
подробное описание детали  8-Channel, High Throughput 24-Bit ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7738 датащи(HTML) 4 Page - Analog Devices

  AD7738 Datasheet HTML 1Page - Analog Devices AD7738 Datasheet HTML 2Page - Analog Devices AD7738 Datasheet HTML 3Page - Analog Devices AD7738 Datasheet HTML 4Page - Analog Devices AD7738 Datasheet HTML 5Page - Analog Devices AD7738 Datasheet HTML 6Page - Analog Devices AD7738 Datasheet HTML 7Page - Analog Devices AD7738 Datasheet HTML 8Page - Analog Devices AD7738 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 28 page
background image
REV. 0
–4–
AD7738
TIMING SPECIFICATIONS1, 2, 3
(AVDD = 5 V
5%; DVDD = 2.7 V to 3.6 V or 5 V
5%; Input Logic 0 = 0 V, Logic 1 = DVDD unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions/Comment
MASTER CLOCK RANGE
1
6.144
MHz
t1
50
ns
SYNC Pulsewidth
t2
500
ns
RESET Pulsewidth
READ OPERATION
t4
0ns
CS Falling Edge to SCLK Falling Edge Setup Time
t5
4
SCLK Falling Edge to Data Valid Delay
060
ns
DVDD of 4.75 V to 5.25 V
080
ns
DVDD of 2.7 V to 3.3 V
t5A
4, 5
CS Falling Edge to Data Valid Delay
060
ns
DVDD of 4.75 V to 5.25 V
080
ns
DVDD of 2.7 V to 3.3 V
t6
50
ns
SCLK High Pulsewidth
t7
50
ns
SCLK Low Pulsewidth
t8
0ns
CS Rising Edge after SCLK Rising Edge Hold Time
t9
6
10
80
ns
Bus Relinquish Time after SCLK Rising Edge
WRITE OPERATION
t11
0ns
CS Falling Edge to SCLK Falling Edge Setup
t12
30
ns
Data Valid to SCLK Rising Edge Setup Time
t13
25
ns
Data Valid after SCLK Rising Edge Hold Time
t14
50
ns
SCLK High Pulsewidth
t15
50
ns
SCLK Low Pulsewidth
t16
0ns
CS Rising Edge after SCLK Rising Edge Hold Time
NOTES
1Sample tested during initial release to ensure compliance.
2All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD) and timed from a voltage level of 1.6 V.
3See Figures 1 and 2.
4These numbers are measured with the load circuit of Figure 3 and defined as the time required for the output to cross the V
OL or VOH limits.
5This specification is relevant only if CS goes low while SCLK is low.
6These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 3.
The measured number is then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing
characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.
Specifications are subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com