| поискавой системы для электроныых деталей |
|
DF1704E/2K датащи(PDF) 12 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DF1704E/2K датащи(HTML) 12 Page - Texas Instruments |
|
12 / 20 page ![]() DF1704 12 SBAS099A MODE2 Register The MODE2 register is used to program various functions: MUT Soft Mute Function. When MUT = 0, Soft Mute is ON for both Left and Right channels. When MUT = 1, Soft Mute is OFF for both Left and Right channels. DEM Digital De-Emphasis Function. When DEM = 0, de-emphasis is OFF. When DEM = 1, de-emphasis is ON. IW[1:0] Input Data Format and Word Length. I2S IW1 IW0 Description 0 0 0 16-Bit Data, Standard Format (MSB-First, Right-Justified) 0 0 1 20-Bit Data, Standard Format 0 1 0 24-Bit Data, Standard Format 0 1 1 24-Bit Data, MSB-First, Left-Justified 1 0 0 16-Bit Data, I2S Format 1 0 1 24-Bit Data, I2S format 1 1 0 Reserved 1 1 1 Reserved OW[1:0] Output Data Word Length. OW1 OW0 Description 0 0 16-Bit Data, MSB-First 0 1 18-Bit Data, MSB-First 1 0 20-Bit Data, MSB-First 1 1 24-Bit Data, MSB-First MODE3 Register The MODE3 register is used to program various functions. I2S Input Data Format. When I2S = 0, standard or left-justified formats are enabled. When I2S = 1, the I2S formats are enabled. LRP LRCIN Polarity Selection. When LRP = 0, Left channel is HIGH and Right channel is LOW. When LRP = 1, Left channel is LOW and Right channel is HIGH. ATC Attenuator Control. This bit is used to determine whether the Left and Right channel attenuators operate with inde- pendent data, or use common data (the Left channel data in bits AL[7:0] of register MODE0). When ATC = 0, the Left and Right channel attenuator data is independent. When ATC = 1, the Left and Right channel attenuators use common data. SRO Digital Filter Roll-Off Selection. When SRO = 0, sharp roll-off is selected. When SRO = 1, slow roll-off is selected. CKO CLKO Output Frequency Selection. When CKO = 0, the CLKO frequency is the same as the clock at the XTI input. When CKO =1, the CLKO frequency is half of the XTI input clock frequency. SF[1:0] Sampling Frequency Selection for the De-Em- phasis Function. SF1 SF0 Description 0 0 44.1 kHz 0 1 Reserved 1 0 48 kHz 1 1 32 kHz |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |