поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM3703CUS датащи(PDF) 161 Page - Texas Instruments

Click here to check the latest version.
номер детали AM3703CUS
подробное описание детали  Sitara ARM Microprocessors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

AM3703CUS датащи(HTML) 161 Page - Texas Instruments

Back Button AM3703CUS Datasheet HTML 157Page - Texas Instruments AM3703CUS Datasheet HTML 158Page - Texas Instruments AM3703CUS Datasheet HTML 159Page - Texas Instruments AM3703CUS Datasheet HTML 160Page - Texas Instruments AM3703CUS Datasheet HTML 161Page - Texas Instruments AM3703CUS Datasheet HTML 162Page - Texas Instruments AM3703CUS Datasheet HTML 163Page - Texas Instruments AM3703CUS Datasheet HTML 164Page - Texas Instruments AM3703CUS Datasheet HTML 165Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 280 page
background image
AM3715, AM3703
www.ti.com
SPRS616F
– JUNE 2010 – REVISED AUGUST 2011
Table 6-4. GPMC/NOR Flash Switching Characteristics
—Synchronous Mode(2) (18) (continued)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
tdc(clk)
Duty cycle error, output clock gpmc_clk
–500
500
–500
500
ps
tJ(clk)
Jitter standard deviation(16), output clock gpmc_clk
33.33
33.33
ps
tR(clk)
Rise time, output clock gpmc_clk
1.6
1.6
ns
tF(clk)
Fall time, output clock gpmc_clk
1.6
1.6
ns
tR(do)
Rise time, output data gpmc_d[15:0]
2
2
ns
tF(do)
Fall time, output data gpmc_d[15:0]
2
2
ns
F2
td(clkH-ncsV)
Delay time, output clock gpmc_clk rising edge to
F(6)
– 1.9
F(6) + 3.3
F(6)
– 1.9
F(6) + 3.3
ns
output chip select gpmc_ncsx(11) transition
F3
td(clkH-ncsIV)
Delay time, output clock gpmc_clk rising edge to
E(5)
– 1.9 E(5) + 3.3 E(5) – 1.9 E(5) + 3.3
ns
output chip select gpmc_ncsx(11) invalid
F4
td(aV-clk)
Delay time, output address gpmc_a[27:1] valid to
B(2)
– 4.1 B(2) + 2.1 B(2) – 4.1 B(2) + 2.1
ns
output clock gpmc_clk first edge
F5
td(clkH-aIV)
Delay time, output clock gpmc_clk rising edge to
–2.1
–2.1
ns
output address gpmc_a[27:1] invalid
F6
td(nbeV-clk)
Delay time, output lower byte enable/command latch
B(2)
– 1.2 B(2) + 2.2 B(2) – 1.2 B(2) + 2.2
ns
enable gpmc_nbe0_cle, output upper byte enable
gpmc_nbe1 valid to output clock gpmc_clk first edge
F7
td(clkH-nbeIV)
Delay time, output clock gpmc_clk rising edge to
D(4)
– 2.2 D(4) + 1.2 D(4) – 2.2 D(4) + 1.2
ns
output lower byte enable/command latch enable
gpmc_nbe0_cle, output upper byte enable gpmc_nbe1
invalid
F8
td(clkH-nadv)
Delay time, output clock gpmc_clk rising edge to
G(7) + 0.8 G(7) + 2.2 G(7) + 0.8 G(7) + 2.2
ns
output address valid/address latch enable
gpmc_nadv_ale transition
F9
td(clkH-nadvIV)
Delay time, output clock gpmc_clk rising edge to
D(4)
– 1.9 D(4) + 4.1 D(4) – 1.9 D(4) + 4.1
ns
output address valid/address latch enable
gpmc_nadv_ale invalid
F10
td(clkH-noe)
Delay time, output clock gpmc_clk rising edge to
H(8)
– 2.1 H(8) + 2.1 H(8) – 2.1 H(8) + 2.1
ns
output enable gpmc_noe transition
F11
td(clkH-noeIV)
Delay time, output clock gpmc_clk rising edge to
E(5)
– 2.1 E(5) + 2.1 E(5) – 2.1 E(5) + 2.1
ns
output enable gpmc_noe invalid
F14
td(clkH-nwe)
Delay time, output clock gpmc_clk rising edge to
I(9)
– 1.9
I(9) + 4.1
I(9)
– 1.9
I(9) + 4.1
ns
output write enable gpmc_nwe transition
F15
td(clkH-do)
Delay time, output clock gpmc_clk rising edge to
J(10)
J(10) +
J(10)
J(10) +
ns
output data gpmc_d[15:0] transition
1.7
1.2
1.7
1.2
F17
td(clkH-nbe)
Delay time, output clock gpmc_clk rising edge to
J(10)
J(10) +
J(10)
J(10) +
ns
output lower byte enable/command latch enable
2.2
1.2
2.2
1.2
gpmc_nbe0_cle transition
F18
tw(ncsV)
Pulse duration, output chip select
Read
A(1)
A(1)
ns
gpmc_ncsx(11) low
Write
A(1)
A(1)
ns
F19
tw(nbeV)
Pulse duration, output lower byte
Read
C(3)
C(3)
ns
enable/command latch enable
Write
C(3)
C(3)
ns
gpmc_nbe0_cle, output upper byte enable
gpmc_nbe1 low
F20
tw(nadvV)
Pulse duration, output address
Read
K(13)
K(13)
ns
valid/address latch enable gpmc_nadv_ale
Write
K(13)
K(13)
ns
low
F23
td(clkH-iodir)
Delay time, output clock gpmc_clk rising edge to
H(8)
– 2.1 H(8) + 4.1 H(8) – 2.1 H(8) + 4.1
ns
output IO direction control gpmc_io_dir high (IN
direction)
F24
td(clkH-iodirIV)
Delay time, output clock gpmc_clk rising edge to
M(17)
M(17) +
M(17)
M(17) +
ns
output IO direction control gpmc_io_dir low (OUT
2.1
4.1
2.1
4.1
direction)
Copyright
© 2010–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
161
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com