поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8306SEC датащи(PDF) 30 Page - Freescale Semiconductor, Inc

номер детали MPC8306SEC
подробное описание детали  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8306SEC датащи(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button MPC8306SEC Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 70 page
background image
MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
30
Freescale Semiconductor
HDLC
The following figure provides the AC test load.
Figure 20. AC Test Load
Figure 21 and Figure 22 represent the AC timing from Table 29. Note that although the specifications
generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge
is the active edge.
The following figure shows the timing with external clock.
Figure 21. AC Timing (External Clock) Diagram
Outputs—External clock high impedance
tHEKHOX
18
ns
Inputs—Internal clock input setup time
tHIIVKH
9—
ns
Inputs—External clock input setup time
tHEIVKH
4—
ns
Inputs—Internal clock input hold time
tHIIXKH
0—
ns
Inputs—External clock input hold time
tHEIXKH
1—
ns
Notes:
1. Output specifications are measured from the 50% level of the rising edge of QE_CLK_IN to the 50% level of the signal.
Timings are measured at the pin.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the outputs
internal timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
Table 29. HDLC AC Timing Specifications1 (continued)
Characteristic
Symbol2
Min
Max
Unit
Output
Z0 = 50 
OVDD/2
RL = 50 
Serial CLK (Input)
tHEIXKH
tHEIVKH
tHEKHOV
Input Signals:
(See Note)
Output Signals:
(See Note)
Note:
The clock edge is selectable.
tHEKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com