поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9742ARURL7 датащи(PDF) 12 Page - Analog Devices

номер детали AD9742ARURL7
подробное описание детали  12-Bit, 210 MSPS TxDAC Digital-to-Analog Converter
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9742ARURL7 датащи(HTML) 12 Page - Analog Devices

Back Button AD9742ARURL7 Datasheet HTML 8Page - Analog Devices AD9742ARURL7 Datasheet HTML 9Page - Analog Devices AD9742ARURL7 Datasheet HTML 10Page - Analog Devices AD9742ARURL7 Datasheet HTML 11Page - Analog Devices AD9742ARURL7 Datasheet HTML 12Page - Analog Devices AD9742ARURL7 Datasheet HTML 13Page - Analog Devices AD9742ARURL7 Datasheet HTML 14Page - Analog Devices AD9742ARURL7 Datasheet HTML 15Page - Analog Devices AD9742ARURL7 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 32 page
background image
AD9742
Data Sheet
Rev. C | Page 12 of 32
FUNCTIONAL DESCRIPTION
AD9742 consists of a DAC, digital control logic, and full-scale
output current control. The DAC contains a PMOS current
source array capable of providing up to 20 mA of full-scale
current (IOUTFS). The array is divided into 31 equal currents that
make up the five most significant bits (MSBs). The next four
bits, or middle bits, consist of 15 equal current sources whose
value is 1/16th of an MSB current source. The remaining LSBs
are binary weighted fractions of the middle bits current sources.
Implementing the middle and lower bits with current sources,
instead of an R-2R ladder, enhances its dynamic performance
for multitone or low amplitude signals and helps maintain the
DAC’s high output impedance (i.e., >100 kΩ).
All of these current sources are switched to one or the other of
the two output nodes (i.e., IOUTA or IOUTB) via PMOS
differential current switches. The switches are based on the
architecture that was pioneered in the AD9764 family, with
further
refinements to reduce distortion contributed by the switching
transient. This switch architecture also reduces various timing
errors and provides matching complementary drive signals to
the inputs of the differential current switches.
The analog and digital sections of the AD9742 have separate
power supply inputs (i.e., AVDD and DVDD) that can operate
independently over a 2.7 V to 3.6 V range. The digital section,
which is capable of operating at a rate of up to 210 MSPS,
consists of edge-triggered latches and segment decoding logic
circuitry. The analog section includes the PMOS current
sources, the associated differential switches, a 1.2 V band gap
voltage reference, and a reference control amplifier.
The DAC full-scale output current is regulated by the reference
control amplifier and can be set from 2 mA to 20 mA via an
external resistor, RSET, connected to the full-scale adjust (FS
ADJ) pin. The external resistor, in combination with both the
reference control amplifier and voltage reference ,VREFIO, sets the
reference current, IREF, which is replicated to the segmented
current sources with the proper scaling factor. The full-scale
current, IOUTFS, is 32 times IREF.
REFERENCE OPERATION
The AD9742 contains an internal 1.2 V band gap reference. The
internal reference can be disabled by raising REFLO to AVDD.
It can also be easily overridden by an external reference with no
effect on performance. REFIO serves as either an input or an
output depending on whether the internal or an external
reference is used. To use the internal reference, simply decouple
the REFIO pin to ACOM with a 0.1 µF capacitor and connect
REFLO to ACOM via a resistance less than 5 Ω. The internal
reference voltage will be present at REFIO. If the voltage at
REFIO is to be used anywhere else in the circuit, an external
buffer amplifier with an input bias current of less than 100 nA
should be used. An example of the use of the internal reference
is shown in Figure 23.
150pF
1.2V REF
AVDD
REFLO
CURRENT
SOURCE
ARRAY
3.3V
REFIO
FS ADJ
2k
0.1
µF
AD9742
ADDITIONAL
LOAD
OPTIONAL
EXTERNAL
REF BUFFER
Figure 23. Internal Reference Configuration
An external reference can be applied to REFIO, as shown in
Figure 24. The external reference may provide either a fixed
reference voltage to enhance accuracy and drift performance or
a varying reference voltage for gain control. Note that the 0.1 µF
compensation capacitor is not required since the internal
reference is overridden, and the relatively high input impedance
of REFIO minimizes any loading of the external reference.
150pF
1.2V REF
AVDD
REFLO
CURRENT
SOURCE
ARRAY
REFIO
FS ADJ
RSET
AD9742
EXTERNAL
REF
IREF =
VREFIO/RSET
AVDD
REFERENCE
CONTROL
AMPLIFIER
VREFIO
3.3V
Figure 24. External Reference Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com