поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TN8044AH-R0117 датащи(PDF) 42 Page - InnovASIC, Inc

номер детали TN8044AH-R0117
подробное описание детали  SDLC Communications Controller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INNOVASIC [InnovASIC, Inc]
домашняя страница  http://www.innovasic.com
Logo INNOVASIC - InnovASIC, Inc

TN8044AH-R0117 датащи(HTML) 42 Page - InnovASIC, Inc

Back Button TN8044AH-R0117 Datasheet HTML 38Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 39Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 40Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 41Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 42Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 43Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 44Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 45Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 46Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 65 page
background image
IA8044/IA8344
Data Sheet
SDLC Communications Controller
March 30, 2010
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 42 of 65
1-888-824-4184
®
Table 42. Receive Control Byte Register
7
6
5
4
3
2
1
0
RCB.7
RCB.6
RCB.5
RCB.4
RCB.3
RCB.2
RCB.1
RCB.0
4.10.13 DMA Count Register (DMA CNT)
Table 43 presents the DMA Count Register (DMA CNT), which contains the number of bytes
remaining for the information field currently being used. This register is an ICE support register.
DMA CNT is byte addressable.
Table 43. DMA Count Register (DMA CNT)
7
6
5
4
3
2
1
0
DMA
CNT.7
DMA
CNT.6
DMA
CNT.5
DMA
CNT.4
DMA
CNT.3
DMA
CNT.2
DMA
CNT.1
DMA
CNT.0
4.10.14 DMA Count Register (FIFO)
Table 44 presents the DMA Count Register (FIFO), which is actually three registers that make a
three-byte FIFO. These are used as temporary storage between the eight-bit shift register and the
receive buffer when an information field is received. This register is an ICE support register.
FIFO is byte addressable.
Table 44. DMA Count Register (FIFO)
7
6
5
4
3
2
1
0
FIFO#a.7
FIFO#a.6
FIFO#a.5
FIFO#a.4
FIFO#a.3
FIFO#a.2
FIFO#a.1
FIFO#a.0
a1, 2, or 3 for FIFO1, FIFO2, or FIFO3, respectively.
4.10.15 SIU State Counter (SIUST)
Table 45 presents the SIU State Counter Register, which indicates what state the SIU state
machine is currently in. This in turn indicates what task the SIU is performing or which field is
expected next by the SIU. This register should not be written to. This register is an ICE support
register. SIUST is byte addressable.
Table 45. SIU State Counter
7
6
5
4
3
2
1
0
SIUST .7
SIUST .6
SIUST .5
SIUST .4
SIUST .3
SIUST .2
SIUST .1
SIUST .0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com