поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TN8044AH-R0117 датащи(PDF) 38 Page - InnovASIC, Inc

номер детали TN8044AH-R0117
подробное описание детали  SDLC Communications Controller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INNOVASIC [InnovASIC, Inc]
домашняя страница  http://www.innovasic.com
Logo INNOVASIC - InnovASIC, Inc

TN8044AH-R0117 датащи(HTML) 38 Page - InnovASIC, Inc

Back Button TN8044AH-R0117 Datasheet HTML 34Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 35Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 36Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 37Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 38Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 39Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 40Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 41Page - InnovASIC, Inc TN8044AH-R0117 Datasheet HTML 42Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 65 page
background image
IA8044/IA8344
Data Sheet
SDLC Communications Controller
March 30, 2010
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 38 of 65
1-888-824-4184
®
Table 32. Serial Mode Select Clock Mode Bits
SCM
2 1 0
Clock Mode
Data Rate
(bits/sec)a
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Externally clocked
Undefined
Self clocked, timer overflow
Undefined
Self clocked, external 16X
Self clocked, external 32X
Self clocked, internal fixed
Self clocked, internal fixed
0
–2.4Mb
244
–62.5K
0
–375K
0
–187.5K
375K
187.5K
aBased on a12-MHz crystal frequency.
b0
–1 Mbps in loop configuration.
4.10.3 Status/Command Register (STS)
Table 33 presents the Status/Command Register, which provides SIU control from and status to
the CPU. The SIU can read the STS and can write certain bits in the STS. The CPU can read and
write the STS. Accessing the STS by the CPU via two cycle instructions—JBC bit,rel and
MOV bit,C—should not be used. STS is bit addressable.
Table 33. Status/Command Register
7
6
5
4
3
2
1
0
TBF
RBE
RTS
SI
BOV
OPB
AM
RBP
Bit [7]—TBF → (STS.7) Transmit buffer full. TBF is set by the CPU to indicate that the
transmit buffer is ready and TBF is cleared by the SIU.
Bit [6]—RBE → (STS.6) Receive buffer empty. RBE is set by the CPU when it is ready
to receive a frame or has just read the buffer. RBE is cleared by the SIU when a frame has
been received. Can be thought of as a Receive Enable.
Bit [5]—RTS → (STS.5) Request to send. This bit is set when the SIU is ready to transmit
or is transmitting. May be written by the SIU in AUTO mode. RTS is only applied to the
external pin in non-loop mode. Can be thought of as a Transmit Enable.
Note: RTS signal at the pin (P1.6) is the inverted version of this bit.
Bit [4]—SI → (STS.4) SIU interrupt. This bit is set by the SIU and should be cleared by
the CPU before returning from the interrupt routine.
Bit [3]—BOV → (STS.3) Receive buffer overrun. The SIU can set or clear BOV.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com