| поискавой системы для электроныых деталей |
|
STM32F101RBH6 датащи(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101RBH6 датащи(HTML) 86 Page - STMicroelectronics |
|
86 / 90 page ![]() Revision history STM32F101x8, STM32F101xB 86/90 DocID13586 Rev 16 14-Mar-2008 5 Figure 2: Clock tree on page 13 added. CRC added (see CRC (cyclic redundancy check) calculation unit on page 9 and Figure 8: Memory map on page 29 for address). Maximum TJ value given in Table 7: Thermal characteristics on page 33. PD, TA and TJ added, tprog values modified and tprog description clarified in Table 27: Flash memory characteristics on page 51. IDD modified in Table 15: Typical and maximum current consumptions in Stop and Standby modes on page 39. ACCHSI modified in Table 23: HSI oscillator characteristics on page 49, note 2 removed. tRET modified in Table 28: Flash memory endurance and data retention. VNF(NRST) unit corrected in Table 37: NRST pin characteristics on page 60. Table 41: SPI characteristics on page 65 modified. IVREF added in Table 42: ADC characteristics on page 68. Table 44: ADC accuracy - limited test conditions added. Table 45: ADC accuracy modified. LQFP100 package specifications updated (see Section 6: Package characteristics on page 73). Recommended LQFP100, LQFP64, LQFP48 and VFQFPN36 footprints added (see Figure 42, Figure 44, Figure 46 and Figure 40). Section 6.2: Thermal characteristics on page 80 modified. Appendix A: Important notes removed. 21-Mar-2008 6 Small text changes. In Table 28: Flash memory endurance and data retention: –NEND tested over the whole temperature range – cycling conditions specified for tRET –tRET min modified at TA = 55 °C Figure 2: Clock tree corrected. Figure 8: Memory map clarified. V25, Avg_Slope and TL modified in Table 46: TS characteristics. CRC feature removed. 22-May-2008 7 Section 1: Introduction modified, Section 2.2: Full compatibility throughout the family added. CRC feature added. IDD_VBAT removed from Table 21: Typical current consumption in Standby mode on page 42. Values added to Table 40: SCL frequency (fPCLK1= 36 MHz, VDD_I2C = 3.3 V) on page 64. Figure 30: SPI timing diagram - slave mode and CPHA = 0 on page 66 modified. Equation 1 corrected. Section 6.2.2: Evaluating the maximum junction temperature for an application on page 81 added. Axx option added to Table 53: Ordering information scheme on page 82. Table 54. Document revision history (continued) Date Revision Changes |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |