FX3 datasheet(35/45 Pages) CYPRESS

35 / 45 page

CYUSB301X

Document Number: 001-52136 Rev. *N

Page 35 of 45

I2S Timing Diagram

Figure 17. I2S Transmit Cycle

I2C Fast Mode Plus Parameters (Not supported at I2C_VDDQ=1.2 V)

fSCL

SCL clock frequency

1000

kHz

tHD:STA

Hold time START condition

0.26

–

µs

tLOW

LOW period of the SCL

0.5

–

µs

tHIGH

HIGH period of the SCL

0.26

–

µs

tSU:STA

Setup time for a repeated START condition

0.26

–

µs

tHD:DAT

Data hold time

–

µs

tSU:DAT

Data setup time

–

Rise time of both SDA and SCL signals

–

120

Fall time of both SDA and SCL signals

–

120

tSU:STO

Setup time for STOP condition

0.26

–

µs

tBUF

Bus-free time between a STOP and START condition

0.5

–

µs

tVD:DAT

Data valid time

–

0.45

µs

tVD:ACK

Data valid ACK

–

0.55

µs

tSP

Pulse width of spikes that must be suppressed by input filter

Table 13. I2C Timing Parameters[9] (continued)

Parameter

Description

Min

Max

Units

tTR

tTF

tTL

tThd

tTd

tTH

SCK

SA,

WS (output)

Table 14. I2S Timing Parameters[10]

Parameter

Description

Min

Max

Units

I2S transmitter clock cycle

Ttr

–

tTL

I2S transmitter cycle LOW period

0.35 Ttr

–

tTH

I2S transmitter cycle HIGH period

0.35 Ttr

–

tTR

I2S transmitter rise time

–

0.15 Ttr

tTF

I2S transmitter fall time

–

0.15 Ttr

tThd

I2S transmitter data hold time

–

tTd

I2S transmitter delay time

–

0.8tT

Note tT is selectable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bits to be 326 ns (3.072 MHz).

Note

10. All parameters guaranteed by design and validated through characterization.

FX3 датащи(PDF) 35 Page - Cypress Semiconductor

FX3 датащи(HTML) 35 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

датащи скачать

ссылки URL